

jesd_fmc0
s_axi0
s_axis_tx0
s_axi1
s_axis_tx1
s_axi2
s_axis_tx2
s_axi3
s_axis_tx3
s_axi_aclk
s_axi_aresetn
tx_core_reset
tx_sysref
tx_refclk
tx_syncs[3:0]
irq[3:0]
txp_out[7:0]
txn_out[7:0]
gt_powergood[3:0]
tx_reset_done[3:0]
tx_sofm[15:0]
tx_aresetn[3:0]
tx_sof[15:0]
s_axis_fmc0_tx0
s_axis_fmc0_tx1
s_axis_fmc0_tx2
s_axis_fmc0_tx3
fmc0_tx_core_reset
fmc0_tx_sysref
fmc0_tx_refclk
fmc0_tx_syncs[3:0]
fmc0_irq[3:0]
fmc0_txp_out[7:0]
fmc0_txn_out[7:0]
fmc0_gt_pgood[3:0]
fmc0_tx_reset_done[3:0]
fmc0_tx_sofm[15:0]
fmc0_tx_aresetn[3:0]
fmc0_tx_sof[15:0]
tx_core_clk must be 1/40 of line rate
LMFS = 2441
4 16-bit words per 100MHz clk with 8B10B encoding is 8Gbps. Using two lanes requires a line rate of 4 Gbps
jesd_fmc1
s_axis_fmc1_tx0
s_axis_fmc1_tx1
s_axis_fmc1_tx2
s_axis_fmc1_tx3
fmc1_tx_core_reset
fmc1_tx_sysref
fmc1_tx_refclk
fmc1_tx_syncs[3:0]
fmc1_irq[3:0]
fmc1_txp_out[7:0]
fmc1_txn_out[7:0]
fmc1_gt_pgood[3:0]
fmc1_tx_reset_done[3:0]
fmc1_tx_sofm[15:0]
fmc1_tx_aresetn[3:0]
fmc1_tx_sof[15:0]
axi_smc
S00_AXI
aclk
aresetn
M00_AXI
M01_AXI
M02_AXI
M03_AXI
M04_AXI
M05_AXI
M06_AXI
M07_AXI
M08_AXI
M09_AXI
M10_AXI
AXI SmartConnect
axi_gpio_led_btn
S_AXI
s_axi_aclk
s_axi_aresetn
GPIO
GPIO2
AXI GPIO
gpio_leds
gpio_pbtns
axi_gpio_int
gpio_int_out
gpio_int_in
rst_clk_wiz_100M
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
reset
Processor System Reset
zynq_ultra_ps_e_0
maxihpm0_fpd_aclk
pl_ps_irq0[0:0]
M_AXI_HPM0_FPD
pl_resetn0
pl_clk0
ZYNQ
UltraSCALE+
Zynq UltraScale+ MPSoC
pl_resetn0
pl_clk0
axi_cpuint
S00_AXI
cpu_rdata[31:0]
cpu_rdata_dv
s00_axi_aclk
s00_axi_aresetn
clk_cpu
cpu_wr
cpu_rd
cpu_addr[17:0]
cpu_wdata[31:0]
axi_cpuint_v1.0 (Pre-Production)
cpu_rdata[31:0]
cpu_rdata_dv
clk_cpu
cpu_wr
cpu_rd
cpu_addr[17:0]
cpu_wdata[31:0]