2021_02_03_EE538_Lecture5_W2021

February 3, 2021

1 EE 538: Analog Integrated Circuit Design

- 1.1 Winter 2021
- 1.2 Instructor: Jason Silver
- 1.3 Python packages/modules

```
[73]: import matplotlib as mpl
      from matplotlib import pyplot as plt
      import numpy as np
      from scipy import signal
      #%matplotlib notebook
      mpl.rcParams['font.size'] = 12
      mpl.rcParams['legend.fontsize'] = 'large'
      def plot_xy(x, y, xlabel, ylabel):
          fig, ax = plt.subplots(figsize=(10.0, 7.5));
          ax.plot(x, y, 'b');
          ax.grid();
          ax.set_xlabel(xlabel);
          ax.set_ylabel(ylabel);
      def plot_xy2(x1, y1, x1label, y1label, x2, y2, x2label, y2label):
          fig, ax = plt.subplots(2, figsize = (10.0, 7.5));
          ax[0].plot(x1, y1, 'b');
          ax[0].set_ylabel(y1label)
          ax[0].grid()
          ax[1].plot(x2, y2, 'b');
          ax[1].set_xlabel(x1label)
          ax[1].set_xlabel(x2label);
          ax[1].set_ylabel(y2label);
          ax[1].grid();
          fig.align_ylabels(ax[:])
```

```
def plot_x2y(x, y1, y2, xlabel, ylabel, y1label, y2label):
    fig, ax = plt.subplots(figsize=(10.0, 7.5));
    ax.plot(x, y1, 'b')
    ax.plot(x, y2, 'r')
    ax.legend( [y1label, y2label] ,loc='upper center', ncol=5, fancybox=True,
           shadow=True, bbox_to_anchor=(0.5,1.1))
    ax.grid()
    ax.set_xlabel(xlabel)
    ax.set_ylabel(ylabel)
def plot_xy3(x, y1, y2, y3, xlabel, y1label, y2label, y3label):
    fig, ax = plt.subplots(3, figsize=(10.0,7.5))
    ax[0].plot(x, y1)
    ax[0].set_ylabel(y1label)
    ax[0].grid()
    ax[1].plot(x, y2)
    ax[1].set_ylabel(y2label)
    ax[1].grid()
    ax[2].plot(x, y3)
    ax[2].set_ylabel(y3label)
    ax[2].set_xlabel(xlabel)
    ax[2].grid()
def plot_xlogy(x, y, xlabel, ylabel):
    fig, ax = plt.subplots(figsize=(10.0, 7.5));
    ax.semilogy(x, y, 'b');
    ax.grid();
    ax.set_xlabel(xlabel);
    ax.set_ylabel(ylabel);
def nmos_iv_sweep(V_gs, V_ds, W, L, lmda):
   \mathbf{u_n} = 350
                               # electron mobility (device parameter)
    e_ox = 3.9*8.854e-12/100; # relative permittivity
   t_{ox} = 9e-9*100;
                             # oxide thickness
    C_{ox} = e_{ox}/t_{ox}
                           # oxide capacitance
   V_{thn} = 0.7
                              # threshold voltage (device parameter)
   V_{ov} = V_{gs} - V_{thn}
   Ldn = 0.08e-6
   Leff = L - 2*Ldn
   I_d = []
    for i in range(len(V_ds)):
```

```
I_d.append(pp.piecewise(V_ds[i], [V_ds[i] < V_ov, V_ds[i] >= V_ov],
                        [u_n*C_ox*(W/Leff)*(V_gs - V_thn - V_ds[i]/
 \rightarrow2)*V_ds[i]*(1+lmda*V_ds[i]),
                        0.5*u_n*C_ox*(W/Leff)*(V_gs_{-1})
\rightarrowV_thn)**2*(1+lmda*V_ds[i])]))
    return np.array(I_d)
def pmos_iv_sweep(V_sg, V_sd, W, L, lmda):
                              # electron mobility (device parameter)
   u p = 100
    e_ox = 3.9*8.854e-12/100; # relative permittivity
    t_ox = 9e-9*100; # oxide thickness
   C_ox = e_ox/t_ox
V_thp = -0.8
                            # oxide capacitance
                                # threshold voltage (device parameter)
   V_ov = V_sg - np.abs(V_thp)
   Ldp = 0.09e-6
   Leff = L - 2*Ldp
   Id = []
   for i in range(len(V_sd)):
        I_d append(np.piecewise(V_sd[i], [V_sd[i] < V_ov, V_sd[i] >= V_ov],
                        [u_p*C_ox*(W/Leff)*(V_sg - np.abs(V_thp) - V_sd[i]/
 \rightarrow2)*V_sd[i]*(1+lmda*V_sd[i]),
                        0.5*u_p*C_ox*(W/Leff)*(V_sg - np.
\rightarrowabs(V_thp))**2*(1+lmda*V_sd[i])]))
   return np.array(I_d)
def nmos_iv_sat(V_gs, V_ds, W, L, lmda):
   u n = 350
                              # electron mobility (device parameter)
    e_ox = 3.9*8.854e-12/100; # relative permittivity
   t_ox = 9e-9*100;
                             # oxide thickness
   C_{ox} = e_{ox}/t_{ox}
                           # oxide capacitance
   V_{thn} = 0.7
                              # threshold voltage (device parameter)
   V_{ov} = V_{gs} - V_{thn}
   Ldn = 0.08e-6
   Leff = L - 2*Ldn
   I_d = 0.5*u_n*C_ox*(W/Leff)*(V_gs - V_thn)**2*(1+lmda*V_ds)
   return I_d
def nmos_diff_pair(V_id, I_ss, R_D, W, L, V_dd):
   u n = 350
                              # electron mobility (device parameter)
    e_ox = 3.9*8.854e-12/100; # relative permittivity
    t_ox = 9e-9*100;
                             # oxide thickness
```

```
C_ox = e_ox/t_ox  # oxide capacitance
    V_thn = 0.7  # threshold voltage (device parameter)
    Ldn = 0.08e-6
    Leff = L - 2*Ldn

I_dp = I_ss/2 + 0.25*u_n*C_ox*(W/L)*V_id*np.sqrt(4*I_ss/(u_n*C_ox*(W/L)) -□
    V_id**2)
    I_dm = I_ss/2 - 0.25*u_n*C_ox*(W/L)*V_id*np.sqrt(4*I_ss/(u_n*C_ox*(W/L)) -□
    V_id**2)

return I_dp, I_dm
```

2 Lecture 5 - Differential Amplifiers

2.1 Announcements

- Assignment 4 posted, due Sunday February 7
 - PDF submission on Canvas
- Midterm exam will be available February 15-21 (due the 21st)
 - 180-minute time limit, administered as a Canvas quiz
 - Will cover material through Lecture 5
 - * MOS physics/operation
 - * Small-signal model
 - * Single-stage amplifiers
 - * Current mirrors and biasing
 - * Differential amplifiers


2.2 Week 5

- Chapter 4 of Razavi (differential amplifiers)
- Chapter 5 of Razavi (current mirrors)
 - Section 5.3 Active Current Mirrors

2.3 Overview

- Last time...
 - Amplifier output swing
 - Current references
 - Low-voltage cascode biasing
 - Source follower
- Today...
 - Single-ended vs differential signaling
 - Differential amplifiers
 - 5-transistor MOS OTA

2.4 Single-ended amplifiers



- "Single-ended" circuits are those whose inputs/outputs are referenced to a DC voltage (usually V_{DD} or GND)
- Supply voltages are not ideal DC voltages, but have time-varying content in the form of noise/disturbances (i.e. $V_{DD} = V_{DD0} + v_n$)
- As a result, the signal voltage can easily be corrupted by noise on the reference (e.g. *GND*)
- In the case of a resistively-loaded commmon-source amplifier, supply noise adds directly to the amplifier output:

$$V_o = V_{DD} - I_D \cdot R_D - 0V + v_{n,qnd} \tag{1}$$

(2)


$$= V_{DD0} + v_{n,vdd} - (I_{DC} + g_m v_i) R_D + v_{n,gnd}$$
(3)

• The signal voltage is thus

$$v_o = -g_m \cdot v_i R_D + v_{n,vdd} + v_{n,gnd} \tag{4}$$


• How can we mitigate this?

2.5 Differential amplifiers



- Differential amplifiers operate with differential input and output signals
- Differential signals comprise the *differences* between differential voltage pairs
- Because they are 180° out of phase with each other, the amplitudes of differential signals (V_{id}, V_{od}) are twice that of the individual voltages

2.6 Differential vs common-mode




- Each input or output voltage consists of a common-mode and a differential-mode component
- The differential-mode voltages at the input (V_{id}) and output (V_{od}) are related through the voltage gain of the amplifier (A_v)
- The common-mode voltages at the input (V_{ic}) and output (V_{oc}) are (ideally) independent of each other
- In this sense, common-mode signals are suppressed, while differential signals are amplified

2.7 Differential signal, common-mode noise


• Let's take a look at an example of differential versus common-mode signal components

```
[36]: # Define a sinusoidal signal with DC level
      f = 1e3
      w = f*2*np.pi
      t = np.linspace(0,3e-3,num=300)
      V_dd = 3.3
      V_cm = V_dd/2
      v_{plus} = V_{cm} + 1e-3*np.sin(w*t)
      v_{minus} = V_{cm} - 1e-3*np.sin(w*t)
      # Define a random noise source
      mu = 0
      sigma = 100e-6
      v_noise = np.random.normal(mu, sigma, 300)
      # Combine the two
      vd_plus = v_plus + v_noise
      vd_minus = v_minus + v_noise
      v_diff = vd_plus - vd_minus
```




- Differential processing suppresses noise due to a circuit property referred to as *common-mode* rejection
- In this case, the common-mode rejection is perfect (i.e. infinite), as it is based on arithmetic subtraction
- Note that many types of noise are *not* common-mode (e.g. thermal noise), and are thus not removed by differential signaling

2.8 SNR advantage



- All electronic circuits generate thermal noise that corrupts signals and degrades signal-tonoise ratio (SNR)
- Differential signaling allows us to take advantage of the fact that independent noise processes are uncorrelated
- Uncorrelated noise sources (v_{n1} and v_{n2}) add in a *mean-square* sense, while differential signals (V_{ip} and V_{im}) are correlated and add directly
- For example, v_{n1} and v_{n2} represent the *input-referred* noise of A_{v1} and A_{v2} , respectively

```
[38]: # Define a sinusoidal signal with DC level
      f = 1e3
      w = f*2*np.pi
      t = np.linspace(0,20e-3,num=1000)
      V cm = 0
      A_v1 = 1
      A v2 = 1
      v_{ip} = V_{cm} + 1e-3*np.sin(w*t)
      v_{im} = V_{cm} - 1e-3*np.sin(w*t)
      # Define a random noise source
      mu = 0
      sigma = 100e-6
      v_n1 = np.random.normal(mu, sigma, 1000)
      v_n2 = np.random.normal(mu, sigma, 1000)
      # Combine the two
      v_{op} = A_v1*(v_{ip} + v_{n1})
      v_{om} = A_v2*(v_{im} + v_{n2})
      v_od = v_op - v_om
```



• To understand the the noise advantage offered by differential signaling, we need to compare the SNR of the individual amplifier outputs with that of the differential signal

```
[40]: snr1 = np.std(A_v1*v_op)/np.std(A_v1*v_n1)
snr2 = np.std(A_v2*v_om)/np.std(A_v2*v_n2)
snr_diff = np.std(v_od)/np.std(A_v1*(v_n1+v_n2))
```

• The signal-to-noise ratio of the individual outputs are approximately equal and given by

```
[41]: print('The SNR for v_op is', snr1)
print('The SNR for v_om is', snr2)
```

```
The SNR for v_op is 7.054509679327141 The SNR for v_om is 7.1293784742064785
```


• The SNR of the differential output is given by

```
[42]: print('The SNR for v_od is', snr_diff)
```

The SNR for v_od is 10.111836903087625

• The differential signal amplitude is twice that of the individual amplifier outputs while the total noise is only $\sqrt{2}$ times higher, increasing SNR by a factor of $\sqrt{2}$

2.9 Basic differential pair



- When $V_{ip} = V_{im}$, $I_{D1} = I_{D2} = \frac{1}{2} \cdot I_{SS}$
- The output bias (DC operating) point is set by the product of I_{SS} and R_D
- As V_{id} changes from very negative to very positive values, the bias current I_{SS} is "steered" from M_2 to M_1
- V_{op} goes from $V_{DD} \, \tilde{I}_{SS} \cdot R_D$ to $V_{DD} \, (V_{om} \, \text{does the opposite})$
- Gain is determined by I_{SS} and sizing of $M_{1,2}$ (current-biased circuit)
- Gain magnitude is identical to that of a common source with a resistive load

2.10 Large-signal operation

• When M_1 (M_2) is in saturation, drain currents are given by

$$I_{d1,2} = \frac{I_{SS}}{2} \pm \frac{\mu C_{ox}}{4} \frac{W}{L} (V_{ip} - V_{im}) \sqrt{\frac{4I_{SS}}{\mu C_{ox}(W/L)} - (V_{ip} - V_{im})^2}$$
 (5)

• The ouput voltages are then

$$V_{op} = V_{DD} - I_{d1}R_D \tag{6}$$


$$V_{om} = V_{DD} - I_{d2}R_D \tag{7}$$

• The differential voltage is their difference:

$$V_{od} = V_{op} - V_{om} \tag{8}$$

```
[83]: V_dd = 3
R_D = 1e3
I_SS = 1e-3
V_id = np.arange(-1.2, 1.2, step=0.01)
I_d1, I_d2 = nmos_diff_pair(V_id, I_SS, R_D, 10, 1, V_dd)

plot_x2y(V_id, 1e3*I_d1, 1e3*I_d2, r'$V_{id}$', 'Drain Current [mA]', \( \to r'$I_{d1}$', r'$I_{d2}$')
```




```
[84]: V_op = V_dd - I_d1*R_D

V_om = V_dd - I_d2*R_D


plot_x2y(V_id, V_op, V_om, r'$V_{id}$', 'Output Voltage [V]', r'$V_{op}$', □

→r'$V_{om}$')
```




- For V_{ip} (V_{im}) less than V_{th} , M_1 (M_2) is off and V_{om} (V_{op}) is at V_{DD} For V_{ip} (V_{im}) $\approx V_{DD}$, M_1 (M_2) is in triode Gain is at its maximum value for $V_{id}=0$

2.11 Small-signal model




- M_1 and M_2 ared designed to be identical, i.e. $(W/L)_1 = (W/L)_2$
- For $V_{ip} = V_{im}$ ($V_{id} = 0$), $I_{D1} = I_{D2}$, so $g_{m1} = g_{m2}$
- R_{SS} represents the output resistance of a current source (e.g. MOS r_o or cascode R_o)
- Body effect has been ignored for simplicity, but will typically be present for $M_{1,2}$

2.12 Differential-mode operation



- Because $g_{m1} = g_{m2}$, the small-signal currents $g_{m1}v_{gs1}$ and $g_{m2}v_{gs2}$ are equal in magnitude and opposite in polarity for differential inputs
- Ignoring finite r_o , this means that the *net* small-signal current i_{ss} is 0
- Because $i_{ss} = 0$, $v_{ss} = 0$, causing v_s to act as a "virtual" ground

2.13 Differential-mode gain



- Due to the virtual ground, the "half circuit," which is symmetric for v_{ip} and v_{im} , can be used for small-signal analysis
- Each half-circuit constitutes a common-source amplifier, and can be analyzed separately
- The differential gain is determined by taking the ratio of the *difference* of the output voltages to that of the input voltages
- For v_{om} , we have

$$v_{om} = -g_{m1} \frac{v_{id}}{2} \cdot R_D || r_{o1} \approx -g_{m1} \frac{v_{id}}{2} \cdot R_D$$
 (9)

• Similarly, for v_{op} ,

$$v_{op} \approx g_{m2} \frac{v_{id}}{2} \cdot R_D \tag{10}$$


• The differential gain is thus

$$A_{v,d} = \frac{v_{od}}{v_{id}} = \frac{v_{op} - v_{om}}{v_{id}} = \frac{g_{m2} \cdot \frac{v_{id}}{2} \cdot R_D + g_{m1} \cdot \frac{v_{id}}{2} \cdot R_D}{v_{id}}$$
(11)

• Since $g_{m1} = g_{m2} = g_m$, we can write


$$A_{v,d} = \frac{g_m \cdot \frac{v_{id}}{2} \cdot R_D + g_m \cdot \frac{v_{id}}{2} \cdot R_D}{v_{id}} = \boxed{g_m \cdot R_D}$$
(12)

2.14 Common-mode operation



- Common-mode inputs and outputs are, by definition, equal to each other
- As a result, common-mode signals can be viewed as virtual short-circuits between respective nodes
- The result is two *parallel* amplifiers that can be combined to form a single "common-mode amplifier"

2.15 Common-mode gain



• The equivalent transconductance is given by

$$G_m = \frac{2g_{m1,2}}{1 + \frac{2R_{SS}}{r_o} + 2g_m R_{SS}} \approx \frac{1}{R_{SS}}$$
(13)

• The output resistance is


$$R_o \approx \frac{R_D}{2} \tag{14}$$

• The common-mode gain is thus

$$A_{v,CM} = \frac{v_{ocm}}{v_{icm}} = -G_m R_o \approx \frac{-R_D}{2R_{SS}}$$
(15)

- Common-mode circuit is a source-degenerated stage with degeneration resistance R_{SS}
- R_{SS} , since it is the output resistance of a current source, should be large
- As a result, common-mode gain is much smaller than differential gain

2.16 Common-mode-to-differential gain



- Of somewhat greater interest is the conversion of common-mode inputs to differential outputs
- Mismatches in the threshold voltages and drain currents of M_1 and M_2 result in a differential output that varies with changes in the input common-mode level
- This "common-mode-to-differential conversion" corrupts the differential output and degrades precision
- Let's take a look at how an input common-mode change affects the differential output
- $\bullet\,$ Source degeneration reduces the effective common-mode transconductances of M_1 and M_2 to

$$G_{m1,2} = \frac{g_{m1,2}}{(g_{m1} + g_{m2})R_{SS} + 1} \tag{16}$$

• Due to the mismatch between g_{m1} and g_{m2} , this gives rise to a differential output voltage of

$$v_{od} = v_{op} - v_{om} = \frac{g_{m1} - g_{m2}}{(g_{m1} + g_{m2})R_{SS} + 1} R_D v_{ic}$$
(17)


• The circuit thus converts input common-mode variations to a differential error given by a factor given by

$$A_{cm-dm} = \frac{\Delta g_m R_D}{(g_{m1} + g_{m2})R_{SS} + 1} \tag{18}$$

• Comparison of A_{cm-dm} to the circuit's differential gain gives us the common-mode rejection ratio (CMRR)

$$CMRR = \left| \frac{A_{dm}}{A_{cm-dm}} \right| \approx \frac{g_m}{\Delta g_m} (2g_m R_{SS} + 1)$$
 (19)

2.17 Differential pair with active mirror load (5-transistor OTA)



• Bias is current set by M_5 , such that


$$I_{D1} = I_{D2} = \frac{I_{D5}}{2} (20)$$

• Assuming $I_{D1} = I_{D2}$ and $V_{ip} = V_{im}$

$$V_{out} \approx V_{DD} - V_{SG3} \tag{21}$$


- Differential pair with single-ended output that comprises the core of most operational amplifiers
- "Tail" current source M_5 biases the amplifier (may also be a cascode current source)
- "Active" current mirror of M_3 , M_4 converts differential signal current into a single-ended output

2.18 Small-signal model



- In a small-signal sense, diode-connected M_3 behaves as a resistance $1/g_{m3}$
- Current mirror copies M_3 's small-signal current to M_4
- Impedances looking into drains of M_1 and M_2 are not the same, so the circuit is somewhat assymetric

2.19 Small-signal analysis



$$v_s \approx 0$$
 (22)


$$v_{d3} \approx -\frac{g_{m1}}{g_{m3}} v_{ip} \tag{23}$$

$$g_{m3}=g_{m4} \tag{24}$$

$$g_{m4}v_{d3} \approx -g_{m4}\frac{g_{m1}}{g_{m3}}v_{ip} = -g_{m1}v_{ip}$$
(25)

- v_s again acts as a virtual ground due to the symmetry of the circuit
- Neglecting r_{o1} and r_{o3} , the current in M_3 is equal to $g_{m1}(v_{ip} v_s)$
- The "active" current mirror mirrors this current through M_4 's transconductance, g_{m4}
- The output current is thus the difference of $g_{m2}v_{im}$ and $g_{m1}v_{ip}$

2.20 Differential transconductance (Gm)



• The short-circuit current is given by

$$i_{out} \approx -g_{m1,2} \left(\frac{v_{id}}{2} + \frac{v_{id}}{2} \right) \tag{26}$$

$$\approx -g_{m1,2}v_{id} \tag{27}$$


(28)

• As before, G_m is determined by taking the ratio of the short-circuit current to the input voltage

$$G_m = \frac{i_{out}}{v_{id}} \approx -g_{m1,2} \tag{29}$$

- The small-signal voltage at drain of M_1 is small (i.e. approximately 0)
- The circuit is *approximately* symmetric, since the current through r_{o1} is small relative to the contribution from g_{m1}
- The source of M_1 , M_2 can thus be viewed as a virtual ground

2.21 Output resistance (Ro)



• Due to the virtual ground, $v_s \approx 0$, and i_t is given by


$$i_t \approx \frac{v_t}{r_{o2}} + \frac{v_t}{r_{o4}} \tag{30}$$

• The output resistance is determined as the ratio v_t/i_t

$$R_o = \frac{v_t}{i_t} \approx r_{o2} || r_{o4}$$
(31)

- Negligible differential current flows through tail resistance (r_{o5}), making it (approximately) a virtual ground
- Output resistance is the parallel combination of r_{o2} and r_{o4}

2.22 Differential gain



• The differential transconductance and output resistance of the amplifier are given by

$$G_m \approx -g_{m1,2} \tag{32}$$


$$R_o = r_{o1} || r_{o4} \tag{33}$$

• The differential gain is thus

$$A_{v,d} = -G_m R_o \approx g_{m1,2} \cdot r_{o1} || r_{o4}$$
(34)

- Differential input, single-ended output amplifier with G_mR_o gain that forms the core of opamps and OTAs
- In the ideal case, $R_o \to \infty$, so this amplifier is often viewed as an operational transconductance amplifier (OTA)
- Due to mismatched impedances at drain of M_1 and M_2 , common-mode rejection is inherently imperfect

2.23 "Telescopic" cascode OTA



• Analogous structure to the 5-transistor OTA, with cascoding

- V_{BN1} and V_{BP} are generated using the biasing structures discussed previously
- V_{BN2} can be set relative to V_S (dyanmic biasing), increasing the input range of the OTA
- The gain is given approximately by


$$A_v = \frac{V_o}{V_{id}} = -G_m R_o \tag{35}$$

(36)

$$= \boxed{-g_{m1,2} \cdot (g_{m4}r_{o4}r_{o2}||g_{m6}r_{o6}r_{o8})} \tag{37}$$

(38)

2.24 "Folded" cascode OTA



- Cascode structure enabling greater output swing than the telescopic OTA
- V_{BN} , V_{BN2} , V_{BP1} , and V_{BP2} generated using current mirrors and cascode bias schemes
- M_9 and M_{10} supply current to both halves of the OTA:

$$I_{D9,10} = \frac{I_{SS}}{2} + I_{D3,4} \tag{39}$$

• The gain is given by

$$A_v = \frac{V_o}{V_{id}} = -G_m R_o \tag{40}$$

(41)

$$= \boxed{-g_{m1,2} \cdot (g_{m6}r_{o4}r_{o6}||g_{m8}r_{o10}r_{o8})} \tag{42}$$

(43)

2.25 Summary

- Differential signaling provides advantages with respect to common-mode noise, signal swing, and SNR
- Differential pairs are current-biased using MOS current sources, enabling independent design of bias point and gain
- High-gain opamps and OTAs are based on the 5-transistor OTA, which uses an "active" current mirror to achieve differential operation in the current domain
- Cascode versions of the 5-transistor OTA increase gain, and form the core of most opamps