2021_02_17_EE538_Lecture7_W2021

February 16, 2021

1 EE 538: Analog Integrated Circuit Design

- 1.1 Winter 2021
- 1.2 Instructor: Jason Silver
- 1.3 Python packages/modules

```
[73]: import matplotlib as mpl
      from matplotlib import pyplot as plt
      import numpy as np
      from scipy import signal
      #%matplotlib notebook
      mpl.rcParams['font.size'] = 12
      mpl.rcParams['legend.fontsize'] = 'large'
      def plot_xy(x, y, xlabel, ylabel):
          fig, ax = plt.subplots(figsize=(10.0, 7.5));
          ax.plot(x, y, 'b');
          ax.grid();
          ax.set_xlabel(xlabel);
          ax.set_ylabel(ylabel);
      def plot_xy2(x1, y1, x1label, y1label, x2, y2, x2label, y2label):
          fig, ax = plt.subplots(2, figsize = (10.0, 7.5));
          ax[0].plot(x1, y1, 'b');
          ax[0].set_ylabel(y1label)
          ax[0].grid()
          ax[1].plot(x2, y2, 'b');
          ax[1].set_xlabel(x1label)
          ax[1].set_xlabel(x2label);
          ax[1].set_ylabel(y2label);
          ax[1].grid();
          fig.align_ylabels(ax[:])
```

```
def plot_x2y(x, y1, y2, xlabel, ylabel, y1label, y2label):
    fig, ax = plt.subplots(figsize=(10.0, 7.5));
    ax.plot(x, y1, 'b')
    ax.plot(x, y2, 'r')
    ax.legend( [y1label, y2label] ,loc='upper center', ncol=5, fancybox=True,
           shadow=True, bbox_to_anchor=(0.5,1.1))
    ax.grid()
    ax.set_xlabel(xlabel)
    ax.set_ylabel(ylabel)
def plot_xy3(x, y1, y2, y3, xlabel, y1label, y2label, y3label):
    fig, ax = plt.subplots(3, figsize=(10.0,7.5))
    ax[0].plot(x, y1)
    ax[0].set_ylabel(y1label)
    ax[0].grid()
    ax[1].plot(x, y2)
    ax[1].set_ylabel(y2label)
    ax[1].grid()
    ax[2].plot(x, y3)
    ax[2].set_ylabel(y3label)
    ax[2].set_xlabel(xlabel)
    ax[2].grid()
def plot_xlogy(x, y, xlabel, ylabel):
    fig, ax = plt.subplots(figsize=(10.0, 7.5));
    ax.semilogy(x, y, 'b');
    ax.grid();
    ax.set_xlabel(xlabel);
    ax.set_ylabel(ylabel);
def nmos_iv_sweep(V_gs, V_ds, W, L, lmda):
   \mathbf{u_n} = 350
                               # electron mobility (device parameter)
    e_ox = 3.9*8.854e-12/100; # relative permittivity
   t_{ox} = 9e-9*100;
                             # oxide thickness
    C_{ox} = e_{ox}/t_{ox}
                           # oxide capacitance
   V_{thn} = 0.7
                              # threshold voltage (device parameter)
   V_{ov} = V_{gs} - V_{thn}
   Ldn = 0.08e-6
   Leff = L - 2*Ldn
   I_d = []
    for i in range(len(V_ds)):
```

```
I_d.append(pp.piecewise(V_ds[i], [V_ds[i] < V_ov, V_ds[i] >= V_ov],
                       [u_n*C_ox*(W/Leff)*(V_gs - V_thn - V_ds[i]/
 \rightarrow2)*V_ds[i]*(1+lmda*V_ds[i]),
                       0.5*u_n*C_ox*(W/Leff)*(V_gs_{-1})
\rightarrowV_thn)**2*(1+lmda*V_ds[i])]))
   return np.array(I_d)
def pmos_iv_sweep(V_sg, V_sd, W, L, lmda):
                             # electron mobility (device parameter)
   u p = 100
   e_ox = 3.9*8.854e-12/100; # relative permittivity
   C_ox = e_ox/t_ox
V_thp = -0.8
                            # oxide capacitance
                               # threshold voltage (device parameter)
   V_ov = V_sg - np.abs(V_thp)
   Ldp = 0.09e-6
   Leff = L - 2*Ldp
   Id = []
   for i in range(len(V_sd)):
       I_d append(np.piecewise(V_sd[i], [V_sd[i] < V_ov, V_sd[i] >= V_ov],
                       [u_p*C_ox*(W/Leff)*(V_sg - np.abs(V_thp) - V_sd[i]/
 \rightarrow2)*V_sd[i]*(1+lmda*V_sd[i]),
                       0.5*u_p*C_ox*(W/Leff)*(V_sg - np.
\rightarrowabs(V_thp))**2*(1+lmda*V_sd[i])]))
   return np.array(I_d)
def nmos_iv_sat(V_gs, V_ds, W, L, lmda):
   u n = 350
                              # electron mobility (device parameter)
   e_ox = 3.9*8.854e-12/100; # relative permittivity
   t_ox = 9e-9*100;
                            # oxide thickness
   C_{ox} = e_{ox}/t_{ox}
                          # oxide capacitance
   V_{thn} = 0.7
                             # threshold voltage (device parameter)
   V_{ov} = V_{gs} - V_{thn}
   Ldn = 0.08e-6
   Leff = L - 2*Ldn
   I_d = 0.5*u_n*C_ox*(W/Leff)*(V_gs - V_thn)**2*(1+lmda*V_ds)
   return I_d
def nmos_diff_pair(V_id, I_ss, R_D, W, L, V_dd):
   u n = 350
                              # electron mobility (device parameter)
   e_ox = 3.9*8.854e-12/100; # relative permittivity
   t_ox = 9e-9*100;
                            # oxide thickness
```

```
C_ox = e_ox/t_ox  # oxide capacitance

V_thn = 0.7  # threshold voltage (device parameter)

Ldn = 0.08e-6

Leff = L - 2*Ldn

I_dp = I_ss/2 + 0.25*u_n*C_ox*(W/L)*V_id*np.sqrt(4*I_ss/(u_n*C_ox*(W/L)) -□

V_id**2)

I_dm = I_ss/2 - 0.25*u_n*C_ox*(W/L)*V_id*np.sqrt(4*I_ss/(u_n*C_ox*(W/L)) -□

V_id**2)

return I_dp, I_dm
```

2 Lecture 7 - gm/ID Design

2.1 Announcements

- Midterm exam available now, due February 21
 - 180-minute time limit, administered as a Canvas quiz
- Design Project Phase 1 posted, due Sunday March 7
 - PDF submission on Canvas

2.2 Week 7

2.3 Overview

- Last time...
 - MOS capacitance
 - Common source amplifier
 - Miller Effect
 - Zero Value Time Constant (ZVTC) analysis
 - Gain-bandwidth product
- Today...
 - CMOS amplifier design
 - Subthreshold MOS operation
 - g_m/I_D design methodology


2.4 Amplifier design considerations

- Analog design involves compromises between
 - Speed (circuit bandwidth)
 - Noise (SNR)
 - Power dissipation (supply current)
 - Size (silicon area)
- Design typically begins with a target for one or more of these metrics
- Sometimes, one or more metrics may constitute a degree of freedom (e.g. no noise spec)

2.5 Transistor sizing methodology

- Other limitations/constraints apply, including supply voltage, input voltage range, and output swing
- These requirements need to be met while satisfying the core specifications (i.e. power and bandwidth)
- Every transistor should be sized with these targets in mind (i.e. no random selection of W/L values)
- Transistor sizes should ideally be determined with little to no "tweaking" in Cadence

2.6 Amplifier design example



• Specifications:

$$A(j0) \approx -g_{m1,2}r_{o2}||r_{o4} \tag{1}$$

$$\omega_{3dB} = \frac{1}{r_{o2}||r_{o4}C_L} \tag{2}$$

$$GBW = |A(j0)| \cdot \omega_{3dB} \approx \frac{g_{m1,2}}{C_L}$$
 (3)

• Amplifier bandwidth/power tradeoff:


$$GBW = \frac{I_{SS}}{V_{OV1.2} \cdot C_L} = \frac{P_{diss}/V_{DD}}{V_{OV1.2} \cdot C_L}$$

$$\tag{4}$$

• There is a tradeoff between power and bandwidth due to I_{SS} and C_L limitations

• If both are specified/constrained, design will be a process of optimization (e.g. maximize bandwidth under a given power constraint, or minimize power while meeting bandwidth spec)

2.7 Amplifier design example



• Specifications:

$$GBW \approx \frac{g_{m1,2}}{C_L} \qquad P_{diss} = I_{SS} \cdot V_{DD}$$
 (5)

• Design:

$$g_{m1,2} \approx GBW \cdot C_L = \frac{I_{SS}}{V_{OV1,2}} \tag{6}$$

(7)

$$\left(\frac{W}{L}\right)_{1,2} = \frac{I_{SS}}{\mu_n C_{ox} V_{OV1,2}^2} \tag{8}$$


- V_{DD} , C_L , and P_{diss} are set by either specifications or technology limitations
- $M_{1,2}$ should be sized based on the required overdrive voltage
- Selection of I_{SS} and sizing of M_1 , M_2 follows directly from specifications

2.8 Long-channel model limitations

• Unfortunately, modern "short-channel" devices do not obey long-channel equations

- Starting with these equations typically leads to an iterative, *simulate-and-repeat* process, which is counter to our goal of "no tweaking"
- We would like to
 - Follow a reasonably simple design approach requiring minimal hand analysis, and
 - Obtain accurate results with little to no iteration (i.e. right the first time)
- It turns out that this is largely possibly through an approach called g_m/I_D design

2.9 Amplifier design, revisited



• Specifications:


$$GBW \approx \frac{g_{m1,2}}{C_L} \qquad P_{diss} = I_{SS} \cdot V_{DD}$$
 (9)

• Required value of g_m/I_D :

$$\frac{g_m}{I_D} \approx \frac{2 \cdot GBW \cdot C_L}{I_{SS}} = \frac{2}{V_{OV}} \tag{10}$$

- Viewing specifications in terms of transconductance efficiency (g_m/I_D) provides a modeland operating region-agnostic approach to design and sizing
- However, g_m/I_D depends on process technology and operating region, making the simple square-law MOS model inaccurate in many cases
- From the above expression for g_m/I_D , it seems like we can just continue decreasing V_{OV} to obtain inifinitely higher transconductance efficiency values!

2.10 Subthreshold MOS operation



• Subthreshold drain current

$$I_D = I_S \exp \frac{V_{GS}}{\zeta V_T} \tag{11}$$

• where

$$\zeta = \frac{C_{GC} + C_{CB}}{C_{GC}} \tag{12}$$

- As V_{OV} decreases, V_{GS} becomes equal to/less than V_{th}
- For V_{GS} values less than V_{th} , the bulk region under the gate has a high concentration of majority carriers (holes for NMOS)
- Increasing/decreasing the gate potential in this regime lowers/raises the potential barrier for diffusion of majority carriers between the S/B regions (this is similar to BJT operation)
- ζ is a process parameter, typically in the range 1.5 to 2

2.11 Subthreshold transconductance

• For subthreshold operation (also called weak inversion), transconductance is given as

$$g_{m} = \frac{\partial I_{D}}{\partial V_{GS}} = \frac{\partial}{\partial V_{GS}} I_{S} \exp \frac{V_{GS}}{\zeta V_{T}} = \frac{I_{S} \exp \frac{V_{GS}}{\zeta V_{T}}}{\zeta V_{T}} = \boxed{\frac{I_{D}}{\zeta V_{T}}}$$
(13)

- This an analogous expression to the transconductance of a BJT, with the exception of the ζ term
- As in the square-law model, transconductance varies linearly with I_D

- Both drain current and transconductance are in fact continuous functions of V_{GS} , and the models merely serve as approximations
- It should be noted that the accuracy of both square law and exponential models is poor for $V_{GS} \approx V_{th}$

2.12 Transconductance efficiency (gm/ID)

• In saturation, the transconductance is given by

$$g_m = \frac{2I_D}{V_{OV}} \tag{14}$$

• From this we can define the transconductance efficiency, given by

$$\frac{g_m}{I_D} = \frac{2}{V_{OV}} \tag{15}$$


• For a MOS transistor in subthreshold, this becomes

$$\frac{g_m}{I_D} = \frac{1}{\zeta V_T} \tag{16}$$

• At room temperature (300*K*) for $\zeta \approx 1.5$, this is limited to approximately

$$\frac{g_m}{I_D} \approx 26S/A \tag{17}$$

2.13 gm/ID design example



• Specifications:

$$V_{DD} = 2.5V$$
 $C_L = 10pFP_{diss} = 320\mu W$ $GBW = 10MHz$ (18)


• Design calculations:

$$I_{D1,2} = \frac{P_{diss}}{2V_{DD}} = 64\mu A \tag{19}$$

$$g_{m1,2} = 2\pi \cdot 10MHz \cdot 10pF = 630\mu S \tag{20}$$

$$\frac{g_m}{I_D} = \frac{630\mu S}{64\mu A} \approx 10V^{-1} \tag{21}$$

2.14 gm/ID current density chart



2.15 Input pair sizing


• The allowable current for $M_{1,2}$ is based on the power dissipation spec:


$$I_{D1,2} = \frac{P_{diss}}{2V_{DD}} = 64\mu A \tag{22}$$

• The current density chart allows us to directly select W based on the target g_m/I_D and the target drain current $I_{D1,2}$


$$W_{1,2} = \frac{I_{D1,2}}{I_D/W} = \frac{64\mu A}{2.6\mu A/\mu m} = 25.6\mu m \tag{23}$$

• We can use the same approach to size bias devices in terms of V_{OV} with the corresponding charts (e.g. V_{OV} vs I_D/W)





2.16 Simulation results



2.17 gm/ID design results

- Our design is essentially right on target, with little to no need for tweaking
- This result was achieved without using any of the long-channel equations
- Much less model uncertainty, since the model complexity is "built in" to the g_m/I_D chart generated by simulation
- g_m/I_D design enables the designer to think in terms of transconductance efficiency and current density, improving intuition relative to an equation-based approach

2.18 General design flow

- Determine the required value(s) of g_m , $g_m r_o$, or V_{OV} from design objectives (e.g. bandwidth, gain, output swing)
- Select channel length *L*
 - Short channel → high f_T (high speed)
 - Long channel → high intrinsic gain, good matching
- Determine required value of g_m/I_D
 - Large $g_m/I_D \rightarrow$ low power or large signal swing (low V_{OV})
 - Small g_m / I_D → high speed, better linearity
- Determine I_D from g_m and g_m/I_D
- Determine W from current density (I_D/W) chart

2.19 Summary

- Analog CMOS design can (and should) be a systematic process
 - Specifications \rightarrow circuit architecture \rightarrow device currents/sizes

- The long-channel MOS model is inadequate for accurately predicting device behavior in short-channel CMOS technologies or at low current densities (subthreshold)
- g_m/I_D design offers a unified approach that captures complex device model behavior while still allowing the use of simple expressions for making design decisions