




Project: BMS_AFE.PrjPcb		<div><div>MIDNIGHT</div><div>SUN</div></div>
Title: Block Diagram		
Project Lead:Kevin Chen, Taiping Li		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9 Website: www.uwmidsun.com
Size: Letter	Revision: 3.1	
Date: 2018-02-19	Sheet1 of 6	




Project: BMS_AFE.PrjPcb		
Title: Power Supplies		
Project Lead:Kevin Chen, Taiping Li		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision: 3.1	
Date: 2018-02-19	Sheet2 of 6	
		Website: www.uwmidsun.com




Cell Inputs 7 - 12

P1
1 C12
2 C11
3 C10
4 C9
5 C8
6 C7
DURA-CLIK



Cell Inputs 0 - 6

P2
1 C6
2 C5
3 C4
4 C3
5 C2
6 C1
7 C0
8 X
DuraClik



Cell+Bal_Interface

C12_F
S12
C11_F
S11
C10_F
S10
C9_F
S9
C8_F
S8
C7_F
S7
C6_F
S6
C5_F
S5
C4_F
S4
C3_F
S3
C2_F
S2
C1_F
S1
C0_F

Cell+Bal_Interface


Project: **BMS_AFE.PrjPcb**
Title: **Cell+Balancing Interface**
Project Lead: Kevin Chen, Taiping Li
Size: Letter
Date: 2018-02-19

Revision: 3.1



Sheet4 of 6

MIDNIGHT SUN
University of Waterloo
200 University Ave W
Waterloo, ON, Canada
N2L 3E9
Website: www.uwmidsun.com

Thermistor Inputs 0 - 5



Thermistor Inputs 6 - 11



Project: **BMS_AFE.PrjPcb**

Title: **Thermistor Interface**

Project Lead: Kevin Chen, Taiping Li

Size: Letter

Date: 2018-02-19


Revision: 3.1


Sheet5 of 6



University of Waterloo
200 University Ave W
Waterloo, ON, Canada
N2L 3E9

Website: www.uwmidsun.com



Project: BMS_AFE.PrjPcb		<div><div>MIDNIGHT</div><div></div><div>SUN</div></div>
Title: isoSPI Interface		
Project Lead: Kevin Chen, Taiping Li		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision: 3.1	
Date: 2018-02-19	Sheet 6 of 6	
		Website: www.uwmidsun.com

