


Project: BMS_Carrier_Board.PrjPcb		<div>MIDNIGHTSUN</div>
Title: Controller Board Interface		
Project Lead: Taiping Li		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision: 2.1	
Date: 2017-10-30	Sheet 1 of 4	Website: www.uwmidsun.com

Table 4. SPI Modes

MODE	POL	PHA	DESCRIPTION
0	0	0	SCK Idles Low, Latches on Rising (1st) Edge
1	0	1	SCK Idles Low, Latches on Falling (2nd) Edge
2	1	0	SCK Idles High, Latches on Falling (1st) Edge
3	1	1	SCK Idles High, Latches on Rising (2nd) Edge


SCK idles high, latches on 2nd rising edge


Pulse Drive Current $I_{IP} = 20 \times I_{BIAS} = 20\text{mA}$





Transmitted Differential Signal Amplitude $V_A = I_{IP} \times 120/2 = 1.2\text{V}$


Bias Current I_{BIAS} can be adjusted from 0.1mA to 1mA


Currently set to 1mA





Project: BMS_Carrier_Board.PrjPcb		<div><div>MIDNIGHT</div><div></div><div>SUN</div></div>
Title: BMS Interface		
Project Lead: Taiping Li		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision: 2.1	
Date: 2017-10-30	Sheet 3 of 4	Website: www.uwmidsun.com



Project: BMS_Carrier_Board.PrjPcb		<div>MIDNIGHTSUN</div>
Title: BMS Fan and Relay Control		
Project Lead: Taiping Li		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision: 2.1	
Date: 2017-10-30	Sheet 4 of 4	Website: www.uwmidsun.com



Project: BMS_Carrier_Board.PrjPcb		<div><div>MIDNIGHT</div><div></div><div>SUN</div></div>
Title: Current Sense isoSPI Interface		
Project Lead: Taiping Li		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision: 2.1	
Date: 2017-10-30	Sheet* of *	Website: www.uwmidsun.com



Board S