
Contents

1. Introduction	1
1.1 Overview of Digital Signal Processing (DSP)	1
1.2 FPGA Technology	3
1.2.1 Classification by Granularity	3
1.2.2 Classification by Technology	5
1.2.3 Benchmark for FPLs	6
1.3 DSP Technology Requirements	9
1.3.1 FPGA and Programmable Signal Processors	10
1.4 Design Implementation	11
1.4.1 FPGA Structure	15
1.4.2 The Altera EPF10K20RC240-4	18
1.4.3 Case Study: Frequency Synthesizer	21
Exercises	25
2. Computer Arithmetic	29
2.1 Introduction	29
2.2 Number Representation	30
2.2.1 Fixed-Point Numbers	30
2.2.2 Unconventional Fixed-Point Numbers	33
2.2.3 Floating-Point Numbers	44
2.3 Binary Adders	45
2.3.1 Pipelined Adders	47
2.3.2 Modulo Adders	52
2.4 Binary Multipliers	53
2.4.1 Multiplier Blocks	57
2.5 Multiply-Accumulator (MAC) and Sum of Product (SOP)	58
2.5.1 Distributed Arithmetic Fundamentals	60
2.5.2 Signed DA Systems	63
2.5.3 Modified DA Solutions	65
2.6 Computation of Special Functions Using CORDIC	66
2.6.1 CORDIC Architectures	70
Exercises	75

3. Finite Impulse Response (FIR) Digital Filters	79
3.1 Digital Filters	79
3.2 FIR Theory	80
3.2.1 FIR Filter with Transposed Structure	81
3.2.2 Symmetry in FIR Filters	84
3.2.3 Linear-Phase FIR Filters	85
3.3 Designing FIR Filters	86
3.3.1 Direct Window Design Method	87
3.3.2 Equiripple Design Method	89
3.4 Constant Coefficient FIR Design	91
3.4.1 Direct FIR Design	92
3.4.2 FIR Filter with Transposed Structure	96
3.4.3 FIR Filter Using Distributed Arithmetic	98
Exercises	113
4. Infinite Impulse Response (IIR) Digital Filters	115
4.1 IIR Theory	118
4.2 IIR Coefficient Computation	121
4.2.1 Summary of Important IIR Design Attributes	123
4.3 IIR Filter Implementation	124
4.3.1 Finite Wordlength Effects	128
4.3.2 Optimization of the Filter Gain Factor	129
4.4 Fast IIR Filter	130
4.4.1 Time Domain Interleaving	131
4.4.2 Clustered and Scattered Look-Ahead Pipelining	133
4.4.3 IIR Decimator Design	136
4.4.4 Parallel Processing	136
4.4.5 IIR Design Using RNS	139
Exercises	139
5. Multirate Signal Processing	143
5.1 Decimation and Interpolation	143
5.1.1 Noble Identities	144
5.1.2 Sampling Rate Conversion by Rational Factor	146
5.2 Polyphase Decomposition	147
5.2.1 Recursive IIR Decimator	151
5.2.2 Fast-Running FIR Filter	152
5.3 Hogenauer CIC Filters	155
5.3.1 Single-Stage CIC Case Study	155
5.3.2 Multistage CIC Filter Theory	157
5.3.3 Amplitude and Aliasing Distortion	162
5.3.4 Hogenauer Pruning Theory	164
5.3.5 CIC RNS Design	170
5.4 Multistage Decimator	172

5.4.1	Multistage Decimator Design Using Goodman-Carey Halfband Filters	172
5.5	Frequency Sampling Filters as Bandpass Decimators	175
5.6	Filter Banks	178
5.6.1	Uniform DFT Filter Bank	179
5.6.2	Two-Channel Filter Banks	183
5.7	Wavelets	197
5.7.1	The Discrete Wavelet Transformation	200
	Exercises	205
6.	Fourier Transforms	209
6.1	The Discrete Fourier Transform Algorithms	210
6.1.1	Fourier Transform Approximations Using the DFT ...	210
6.1.2	Properties of the DFT	212
6.1.3	The Goertzel Algorithm	215
6.1.4	The Bluestein Chirp- z Transform	216
6.1.5	The Rader Algorithm	219
6.1.6	The Winograd DFT Algorithm	225
6.2	The Fast Fourier Transform (FFT) Algorithms	227
6.2.1	The Cooley-Tukey FFT Algorithm	228
6.2.2	The Good-Thomas FFT Algorithm	239
6.2.3	The Winograd FFT Algorithm	241
6.2.4	Comparison of DFT and FFT Algorithms	244
6.3	Fourier Related Transforms	247
6.3.1	Computing the DCT Using the DFT	248
6.3.2	Fast Direct DCT Implementation	249
	Exercises	251
7.	Advanced Topics	257
7.1	Rectangular and Number Theoretic Transforms (NTTs)	257
7.1.1	Arithmetic Modulo $2^b \pm 1$	259
7.1.2	Efficient Convolutions Using NTTs	261
7.1.3	Fast Convolution Using NTTs	262
7.1.4	Multidimensional Index Maps and the Agarwal-Burrus NTT	265
7.1.5	Computing the DFT Matrix with NTTs	267
7.1.6	Index Maps for NTTs	270
7.1.7	Using Rectangular Transforms to Compute the DFT ..	273
7.2	Error Control and Cryptography	275
7.2.1	Basic Concepts from Coding Theory	276
7.2.2	Block Codes	281
7.2.3	Convolutional Codes	285
7.2.4	Cryptography Algorithms for FPGAs	293
7.3	Modulation and Demodulation	310
7.3.1	Basic Modulation Concepts	310

7.3.2	Incoherent Demodulation	314
7.3.3	Coherent Demodulation	320
Exercises	329
References	333
A. Verilog Source Code	343
B. VHDL and Verilog Coding	387
B.1	List of Examples	389
B.2	Library of Parameterized Modules (LPM)	390
B.2.1	The Parameterized Flip-flop Megafunction (lpm_ff) ..	390
B.2.2	The Parameterized Adder/Subtractor Megafunction (lpm_add_sub)	394
B.2.3	The Parameterized Multiplier Megafunction (lpm_mult)	399
B.2.4	The Parameterized ROM Megafunction (lpm_rom) ...	403
C. Glossary	407
D. CD-ROM File: “1readme.ps”	411
Index	419