Embedded Microprocessor System Design using FPGAs



Contents

En	abedded Microprocessor Systems Basics
1.1	Introduction
	Fundamental Microprocessors Aspects
1.2	
1.3	
	Addressing Modes
	Data Flow Architectures
	Comparison of Zero-, One-, Two-, and Three-Address CPUs
	Register File and Memory Architecture
	Operation Support
	Next Operation Location
1.4	
	Classification by Granularity
	Classification by Technology
	Benchmark for FPLDs
	Recent FPGA Families and Features
	FPGAs Competing Technology
1.5	
	IP Core Comparison and Challenges
	IP Core-Based PLL Design Example
	view Questions and Exercises
	Short Answer
	Fill in the Blank
	True or False
	Projects and Challenges
Re	ferences
FP	GA Devices, Boards, and Design Tools
2.1	
2.2	
	Memory

xii Contents

	Basic I/O Components	49
	Display Options	51
	Analog Interface	52
	Communication	56
	2.3 FPGA Structure	61
	Xilinx FPGA Architecture Overview	61
	Altera FPGA Architecture Overview	64
	2.4 Case Study: A PSM Called URISC	69
	The URISC Processor Model	70
	Design Compilation in Altera QUARTUS	75
	Design Compilation in Xilinx VIVADO	77
	Design Tool Considerations for Simulation	79
	QUARTUS Floor Planning	87
	VIVADO Floor Planning	88
	Timing Estimates and Performance Analysis	88
	Review Questions and Exercises	91
	Short Answer.	91
	Fill in the Blank	91
	True or False	92
	Projects and Challenges	93
	References	94
3	Microprocessor Component Design in VHDL	95
J	3.1 Introduction	95
	3.2 Lexical Elements	96
	3.3 Operators and Assignments	100
	3.4 Data Types, Data Objects, and Attributes	100
	VHDL Data Types	102
	Attributes	102
	Data Objects	105
	3.5 VHDL Statements and Design Coding Recommendations	105
	Combinational Coding Recommendations	107
	Basic Sequential Circuit Coding: Flip-Flop and Latches	110
	Memory	111
	Finite State Machine	111
	Design Hierarchy and Components	113
	VHDL Coding Style, Resources, and Common Errors	114
	3.6 Further Readings	115
	Review Questions and Exercises	116
	Short Answer.	116
	Fill in the Blank	118
	True or False	118
	Projects and Challenges	120
	References.	126
	NUIUIUUS	1 2(1)

Contents xiii

4	Microprocessor Component Design in Verilog	127
	4.1 Introduction	127
	4.2 Lexical Elements	128
	4.3 Operators and Assignments	132
	4.4 Data Types and Value Set	134
	Verilog Values Set	134
	Verilog Data Types	134
	4.5 Verilog Statements and Design Coding Recommendations	137
	Combinational Coding Recommendations	139
		141
	Memory	142
	Finite-State Machine	144
	Design Hierarchy and Components	145
	Verilog Coding Style, Resources, and Common Errors	146
	4.6 Further Reading	147
	Review Questions and Exercises	148
	Short Answer	148
	Fill in the Blank	150
	True or False	151
	Projects and Challenges	152
		158
5	Microprocessor Programming in C/C++	159
J		159
		160
		165
	, , , , , , , , , , , , , , , , , , ,	165
	71	168
		171
		173
		178
		178
		182
		183
		186
		188
		188
		189
		190
		191
	j e	194
6	*	197
		197
	±	199
	*	209
	6.4 SW Debugger and Instruction Set Simulator	220

xiv Contents

	Review Questions and Exercises	222
	Short Answer.	222
	Fill in the Blank	222
	True or False	223
	Projects and Challenges	224
	References.	225
7	Design of the PICOBLAZE Softcore Microprocessor	227
	7.1 Introduction	227
	7.2 Overview Kcpsm6 Instruction Set	230
	7.3 Initial PICOBLAZE Synthesizable Architecture	233
	7.4 PICOBLAZE Synthesizable Architecture	
	with Scratchpad Memory	238
	7.5 PICOBLAZE Synthesizable Architecture with Link Control	241
	Review Questions and Exercises	249
	Short Answer.	249
	Fill in the Blank	249
	True or False	250
	Projects and Challenges	250
	References	251
8	Software Tools for the PICOBLAZE Softcore Microprocessor	253
	8.1 Introduction	253
	8.2 The KCPSM6 Assembler	254
	8.3 Instruction Set Simulator for the PICOBLAZE	257
	8.4 C-Compiler for the PICOBLAZE	261
	Data Types in PCCOMP	261
	PCCOMP Operation Support	262
	Control Flow Options in PCCOMP	264
	Functions Call in PCCOMP	265
	Additional PCCOMP Features and Recommendations	267
	Review Questions and Exercises	268
	Short Answer.	268
	Fill in the Blank	269
	True or False	269
	Projects and Challenges	270
	References.	271
9	Altera Nios Embedded Microprocessor	
	9.1 Introduction	273
	9.2 Top-Down Nios II System Design	276
	9.3 Bottom-Up Nios II System Design	279
	9.4 Custom Instruction Nios II System Design	289
	Floating-Point Number Formats and Operations	289
	Floating-Point Operations HDL Synthesis	292
	Floating-Point Algorithms Design Example: FECG	296

Contents xv

	Custom Floating-Point Hardware Options for Nios II	296
	Creation and Integration of Custom Logic Block	300
	9.5 Looking Under the Hood: Nios II Instruction Set Architecture	311
	HDL Implementation and Testing	319
	Synthesis Results for Trisc3N	326
	Review Questions and Exercises	327
	Short Answer.	327
	Fill in the Blank	328
	True or False	328
	Projects and Challenges	329
	References	336
10	Xilinx MicroBlaze Embedded Microprocessor	339
	10.1 Introduction	339
	10.2 Top-Down MicroBlaze System Design	340
	10.3 Bottom-Up MicroBlaze System Design	342
	10.4 Custom Instruction MICROBLAZE System Design	349
	DVI and HDMI Display Options Implementation	349
	TMDS Encoding and Decoding	350
	HDMI Encoder	354
	Text Terminals and Font Design	357
	HDMI Encoder in HDL	361
	CIP Interface for HDMI Encoder	367
	Synthesis Results for HDMI Encoder	373
	10.5 Looking Under the Hood: MICROBLAZE Instruction	
	Set Architecture	373
	HDL Implementation and Testing	387
	Synthesis Results and ISA Lesson Learned	395
	Review Questions and Exercises	397
	Short Answer.	397
	Fill in the Blank	397
	True or False	398 399
	Projects and Challenges	399 405
		403
11	ARM Cortex-A9 Embedded Microprocessor	407
	11.1 Introduction	407
	11.2 Top-Down ARM System Design	408
	11.3 Bottom-Up ARM System Design	414
	11.4 Custom Instruction ARM System Design	420
	Bit-Reverse Application Example and Software Implementation	420
	HDL Design of Bit-Swap CIP	422
	HW/SW Solution Performance Comparisons	425

xvi Contents

11.5 Looking Under the Hood: ARMv7 Instruction	
Set Architecture	427
HDL Implementation and Testing.	441
Synthesis Results and Lesson Learned	450
Review Questions and Exercises	451
Short Answer	451
Fill in the Blank	451
True or False	452
Projects and Challenges	453
References	460
Appendix A: Verilog Source Code and Xilinx Vivado Simulation	463
Appendix B: Glossary	499
Index	505