

Microprocessors & Interfacing

Lecturer : Annie Guo

COMP9032 Week1

1

Lecture Overview

- Course Introduction
 - A whole picture of the course
- Basics of Computing with Microprocessor Systems

COMP9032 Week1

2

Course Organization

- Lectures:
 - Microprocessor fundamentals (1.5 week)
 - Assembly programming (3 weeks)
 - I/O devices and Interfacing (5 weeks)
 - Development and extended topics on microprocessors application (2 weeks)
- Labs:
 - Four lab exercises
 - Start in week 2.
 - Set up the simulation environment at home and form lab groups (two students per group) before week 2.
- Project design:
 - Microprocessor application

COMP9032 Week1

3

Aims of the Course

- After completing the course, you should
 - Understand the basic concepts and structures of microprocessors, and its operational principles
 - Gain assembly programming skills
 - Understand how hardware and software interact with each other
 - Know how to use microprocessors to solve problems
 - Be familiar with the development of AVR applications

COMP9032 Week1

4

Expectation

- Lectures
 - Concepts
 - Issues
 - Techniques/Approaches

Expectation

- Labs
 - Lab tools
 - AVR studio development environment
 - Development, simulation and debug
 - AVR lab boards
 - Devices, ports, and connections
 - Programming and testing
 - Completion of all labs
 - Preparation before lab
 - Completion in lab
 - Marked off by the lab tutor
 - Late penalties
 - » 20% off for one-week late
 - » Later more than one week, your work is only marked as completion for eligibility of passing this course.

Expectation

- Homework
 - Study questions provided after each lecture
 - attempt all questions

Assessment

- Four lab exercises must be completed and marked off
 - 20%, working in pairs
- Mid-term exam (class test)
 - 20%
- Project design
 - 15%, working individually
- Final exam
 - 45%
- To pass the course,
 - (result >=50)&(lab compl.)&(final_exam>=40)

And ...

- Course references:
 - **Fredrick M. Cady: Microcontrollers and Microcomputers —Principles of Software and Hardware Engineering**
 - **AVR documents (available on [course website](#))**
 - Data Sheet
 - Instruction Set
 - Lab board I/O connection information Sheet
 - Additional materials provided on the course website
- Lecture notes
 - Posted each week before lecture

Resources for help

- Course website
 - www.cse.unsw.edu.au/~cs9032
- Lecturer
 - Lecture breaks
 - Consultation
 - Wed. 13:00—17:00
- Lab tutors
 - Mahanama
 - etc

NOTE

- From time to time I will post announcements in the course website.
- Please check it regularly.

Microprocessors & Interfacing


*Basics of Computing with
Microprocessor Systems*

Lecturer: Annie Guo

Lecture Overview


- Microprocessor Hardware Structures
- Data Representation
 - Number representation
- Instruction Set Architecture

Fundamental Hardware Components in Computing System



- **ALU**: Arithmetic and Logic Unit
- **RF**: Register File (a set of registers)
- **CU**: Control Unit (instruction decoder)
- **IM/DM**: Instruction/Data Memory
- **I/O**: Input/Output Devices

Execution Cycle



Note: Steps can be merged/broken down/expanded

Microprocessors

- A *microprocessor* is the datapath and control unit on a single chip.
- If a microprocessor, its associated support circuitry, memory and peripheral I/O components are implemented on a single chip, it is a *microcontroller*.
 - We use AVR microcontroller as the example in our course



Data Representation

- For a digital microprocessor system being able to compute and process data, the data must be properly represented
 - How to represent numbers for calculation?
 - Binary
 - Hexadecimal
 - How to represent characters, symbols and other values for processing?
 - Will be covered later

Binary

- Example

$$(1011)_2 = 1 \times 2^3 + 0 \times 2^2 + 1 \times 2 + 1$$

- All digits must be less than 2 (0~1).

Hexadecimal

- Example

$$\begin{aligned} (F24B)_{16} &= F \times 16^3 + 2 \times 16^2 + 4 \times 16 + B \\ &= 15 \times 16^3 + 2 \times 16^2 + 4 \times 16 + 11 \end{aligned}$$

- All digits must be less than 16 (0~9, **A,B,C,D,E,F**)

Binary Arithmetic Operations

- Similar to decimal calculations
- Examples of addition and multiplication are given in the next two slides.

Binary Additions

- Example:
 - Addition of two 4-bit unsigned binary numbers. How many bits are required for holding the result?

$$1001 + 0110 = (\rule{1.5cm}{0.4pt})$$

Binary Multiplications

- Example:
 - Multiplication of two 4-bit unsigned binary numbers. How many bits are required for holding the result?

$$1001 * 0110 = (\rule{1.5cm}{0.4pt})$$

Binary Subtraction

- Subtraction can be defined as addition of the additive inverse:

$$a - b = a + (-b)$$

- We can represent $-b$ by **two's complement** of b .
- In n -bit binary arithmetic, 2's complement of b is

$$b^* = 2^n - b$$

- $(b^*)^* = b$
- The **MSB** (Most Significant Bit) of a 2's complement number is the sign bit
 - For example, for a 4-bit 2's complement system,
 - (1001) -7 , (0111) 7

Exercises

- Represent the following decimal numbers using 8-bit 2's complement format
 - (a) 7
 - (b) 127
 - (c) -12
- Can all the above numbers be represented by 4 bits?
- An n -bit binary number can be interpreted in two different ways: signed or unsigned. What decimal value does the 4-bit number, 1011, represent?
 - (a) if it is a signed number
 - (b) if it is an unsigned number

Examples

4-bit 2's-complement additions/subtractions

- (1) $0101 - 0010$ ($5 - 2$):

$$\begin{array}{r} 0101 \\ + 1110 \text{ (= } 0010^*) \\ \hline = 10011 \end{array}$$
- (2) $0010 - 0101$ ($2 - 5$):

$$\begin{array}{r} 0010 \\ + 1011 \text{ (= } 0101^*) \\ \hline = 1101 \text{ (= } 0011^*). \end{array}$$

 Result means -3 .
- (3) $-0101 - 0010$ ($-5 - 2$):

$$\begin{array}{r} 1011 \text{ (= } 0101^*) \\ + 1110 \text{ (= } 0010^*) \\ \hline = 11001 \end{array}$$

 Result is 0111^* (*how?*)
 and means -7 .
- (4) $0101 + 0010$ ($5 + 2$):
 This is trivial, as no conversions are required. The result is 0111 ($= 7$).

Overflow in Two's-Complement


- Assume a, b are **positive numbers** in the n -bit 2's complement system,
 - For $a+b$
 - If the MSB of $a+b$ is 1 , which indicates a negative number; then the addition causes a **positive overflow**.
 - For $-a-b$
 - If the MSB of $-a-b$ is 0 , which indicates a positive number; then the addition causes a **negative overflow**.

Exercises

- Do the following calculations, where all numbers are 4-bit 2's complement numbers. Check whether there is any overflow.
 - $1000-0001$
 - $1000+0101$
 - $0101+0110$

Microprocessor Applications

- A microprocessor application system can be abstracted in a three-level architecture
 - ISA is the interface between hardware and software



Instruction Set

- Instruction set provides the vocabulary and grammar for programmer/software to communicate with the hardware machine.
- It is machine oriented
 - Different machine, different instruction set
 - For example
 - 68K has more comprehensive instruction set than ARM machine
 - Same operation, could be represented differently in different machines
 - AVR
 - Addition: `add r2, r1` ;r2 r2+r1
 - Branching: `breq 6` ;branch if equal condition is true
 - Load: `ldi r30, $F0` ;r30 F0
 - 68K:
 - Addition: `add d1,d2` ;d2 d2+d1
 - Branching: `breq 6` ;branch if equal condition is true
 - Load: `mov #1234, d2` ;d2 1234

Instructions

- Instructions can be written in two languages
 - Machine language
 - Made of binary digits
 - Used by machines
 - Assembly language
 - Textual representation of machine language
 - Easier to understand than machine language
 - Used by human being.

Machine Code vs. Assembly Code

- Basically, there is a one-to-one mapping between the machine code and assembly code
 - Example (Atmel AVR instruction):
 - For incrementing register r16 by 1:
 - 1001010100000011 (machine code)
 - `inc r16` (assembly language)
- Assembly language also includes **directives**
 - Instructions to the assembler
 - **The assembler** is a program to translate assembly code into machine code.
 - Example:
 - `.def temp = r16`
 - `.include "mega64def.inc"`

Instruction Set Architecture (ISA)

- ISA specifies all aspects of a computer architecture visible to a programmer
 - Instructions (just mentioned)
 - Native data types
 - Registers
 - Memory models
 - Addressing modes

Native Data Types

- Different machines support different data types in hardware

- e.g. Pentium II:

Data Type	8 bits	16 bits	32 bits	64 bits	128 bits
Signed integer					
Unsigned integer					
BCD integer					
Floating point					

- e.g. Atmel AVR:

Data Type	8 bits	16 bits	32 bits	64 bits	128 bits
Signed integer					
Unsigned integer					
BCD integer					
Floating point					

Registers

- Two types

- General purpose
- Special purpose

- e.g.

- Program Counter (PC)
- Status Register
- Stack Pointer (SP)
- Input/Output Registers

- Stack Pointer and Input/Output Registers will be discussed in detail later.


General Purpose Registers

- A set of registers in the machine
 - Used for storing temporary data/results
 - For example
 - In (68K) instruction *add d3, d5*, operands are stored in general registers d3 and d5, and the result is stored in d5.
- Can be structured differently in different machines
 - For example
 - Separate general purpose registers for data and address
 - 68K
 - Different number of registers and different size of registers
 - 32 32-bit registers in MIPS
 - 16 32-bit registers in ARM

Program Counter (PC)

- Special register
 - For storing the memory address of currently executed instruction
- Can be of different size
 - E.g. 16 bit, 32 bit
- Can be auto-incremented
 - By the instruction word size
 - Giving rise the name “counter”

Recall: Execution Cycle



Note: ID and RR can be merged

Status Register

- Contains a number of bits with each bit being associated with CPU operations
- Typical status bits
 - V: Overflow
 - C: Carry
 - Z: Zero
 - N: Negative
- Used for controlling the program execution flow

Memory Model

- Deals with how memory is used to store data
- Issues
 - Addressable unit size
 - Address spaces
 - Endianness
 - Alignment

Addressable Unit Size

- Memory has units, each of which has an address
- Most basic unit size is 8 bits (1 byte)
 - Related addresses are called byte-addresses.
- Modern processors can have multiple-byte unit
 - e.g. 32-bit instruction memory in MIPS
 - 16-bit Instruction memory in AVR
 - Related addresses are called word-addresses.

Address Space

- The range of addresses a processor can access.
 - A processor can have one or more address spaces. For example
 - Princeton architecture or Von Neumann architecture
 - A single linear address space for both instructions and data memory
 - Harvard architecture
 - Separate address spaces for instruction and data memories

Address Space (cont.)

- Address space is not necessarily just for “memory”
 - E.g, all general purpose registers and I/O registers can be accessed through memory addresses in AVR

Endianness

- Memory objects
 - Memory objects are basic entities that can be accessed as a function of the **address** and the **length**
 - E.g. bytes, words, longwords
- For large objects (multiple bytes), there are two byte-ordering conventions
 - **Little endian** – little end (least significant byte) stored first (at lowest address)
 - **Big endian** – big end stored first
 - Most processors can be configured to support either of them.

Big Endian & Little Endian

- Example: 0x12345678—a long word of 4 bytes. It is stored in the memory at address 0x00000100

– big endian:

Address	data
0x00000100	0x12
0x00000101	0x34
0x00000102	0x56
0x00000103	0x78

– little endian:


Address	data
0x00000100	0x78
0x00000101	0x56
0x00000102	0x34
0x00000103	0x12

Alignment

- Modern computer reads from or writes to a memory address in fixed sized chunks,
 - for example, word size
- Alignment means putting the data at a memory address equal to a multiple of the chunk size
 - for example, with AVR, data in the program memory are aligned with the word addresses.

Addressing Modes

- Instructions need to specify where to get operands from
- Some possibilities
 - operand values are in the instruction
 - operand values are in the register
 - register number is given in the instruction
 - operand values are in memory
 - address is given in instruction
 - address is given in a register
 - register number is in the instruction
 - address is register value plus some offset
 - register number is in the instruction
 - offset is in the instruction (or in a register)
- These ways of specifying the operand locations are called **addressing modes**



Addressing Modes (cont.)

- Some examples are given in the next slides, based on the 68K machine.
- For each addressing mode
 - a general description given, and
 - an example to shown how the address mode is used.
 - the specified addressing mode is highlighted in red

y **x** + y

Immediate Addressing

- The operand is from the instruction itself
 - i.e the operand is immediately available from the instruction
- For example, in 68K

addw **#99**, d7

- d7 99 + d7; value 99 comes from the instruction
- d7 is a register

Register Direct Addressing

- Data from a register and the register is directly given by the instruction
- For example, in 68K

addw *d0,d7*

- d7 d7 + d0; add value in d0 to value in d7 and store result to d7
- d0 and d7 are registers

Memory Direct Addressing

- The data is from memory, the memory address is directly given by the instruction
- We use notion, (*addr*), to represent memory value at address, *addr*
- For example, in 68K

addw *0x123A, d7*

- d7 d7 + (0x123A); add value in memory location 0x123A to register d7

Memory Register Indirect Addressing

- The data is from memory, the memory address is given by a register, which is directly given by the instruction
- For example, in 68K

addw *(a0),d7*

- d7 d7 + (a0); add value in memory with the address stored in register a0, to register d7
 - For example, if a0 = 100 and (100) = 123, then this adds 123 to d7

Memory Register Indirect Auto-increment

- The data is from memory, the memory address is given by a register, which is directly given by the instruction; and the value of the register is automatically increased – to point to the next memory object.
- For example, in 68K

addw *(a0)+,d7*

- d7 d7 + (a0); a0 a0 + 2

Memory Register Indirect Auto-decrement

- The data is from memory, the memory address is given by a register, which is directly given by the instruction; but the value of the register is automatically decreased before such an operation.
- For example, in 68K

addw **-(a0),d7**

– a0 a0 –2; d7 d7 + (a0);

Memory Register Indirect with Displacement

- Data is from the memory with the address given by the register plus a constant
 - Used in the access a member in a data structure
- For example, in 68K

addw **a0@(8), d7**

– d7 (a0+8) +d7

Address Register Indirect with Index and Displacement

- The address of the data is sum of the initial address and the index address as compared to the initial address.
 - Used in accessing element of an array
- For example, in 68K

addw **a0@(d3)8, d7**

- d7 (a0 + d3+8)
- With a0 as an initial address and d3 varied to dynamically point to different elements plus a constant for a certain member of an element of an array.

Reading Material

- Cady “Microcontrollers and Microprocessors”, Chapter 1.1, Chapter 2.2-2.4
- Cady “Microcontrollers and Microprocessors”, Appendix A
- Week 1 reference: “number conversion”
 - available at the course website

Homework

Questions 1-3 are in Cady “Microcontrollers and Microprocessors”, (copies of the questions are given in the next slides)

1. Question A.4 (a)(b)
2. Question A.8 (c)(d)
3. Question A.10

4. Install AVR Studio and complete lab0 at home

Homework

1. (Question A.4) Find the two's complement binary code for the following decimal numbers:

- (a) 26
- (b) -26

Homework

2. (Question A.8) Find the binary code words for the following hexadecimal numbers:

- (c) C0FFEE
- (d) F00D

Homework

3. (Question A.10) Prove that the two's-complement overflow cannot occur when two numbers of different signs are added.