| ECE-1 | .24 Lab-3 Submission Form – Winter | 2018 | | | | |
|--|---|---------------|------|-----|--|--|
| GROUP NUMBER | | Lab3 | Lab3 | | | |
| 20 | Demo | Repor | t | 3 | | |
| | Out of Out o | | f 9. | 100 | | |
| SESSION NUMBER: 20 | 10 | 10 | 1/4 | | | |
| NAME: (Print) | NAME: (Print) UW User ID (not Student ID) | | | | | |
| Partner A: Wesley Barton Partner B: Sidhorth Bavesa | whbarton | wesley Barton | | | | |
| Partner B: Sidwath Baveja | Midre Vaz | | | | | |
| LAB3 DES | Marks All | otted | Α | В | | |
| Desired Temp (sw[74]) is display | 1 | | ١ | ١ | | |
| Current Temp (sw[30]) is display | 1 | | 1 | 1 | | |
| Doors/Windows (PB[20]) display | 1 | | 1 | 1 | | |
| Furnace, Blower, System At Temp | 1 | | \ | ١ | | |
| A/C ON & Blower ON when Curre | 1 | | ١ | 1 | | |
| Furnace ON & Blower ON when C | 1 | | ١ | 1 | | |
| A/C, Furnace, Blower turn OFF wh | 1 | | 1 | 1 | | |
| DISCUSSION: Comment on your V | 3 | | 3 | 3 | | |
| LAB3 DESIGN REPORT (see | Marks A | llotted | TEAM | | | |
| All VHDL files (not the seven Structural VHDL design must be un Comparator must have a Boolean | 2 | | | | | |
| Truth Table for 4-Bit Comparator | 2 | | | | | |
| Part A Simulations of Comparator | 2 | | | | | |
| RTL View of the Logic design (just | 2 | | | | | |
| Total Design Logic Elements Used | 2 | | | | | |
| Delay in Report Submission (-1 per | | | | | | |
| LAB3 REF | Out | of 10 | | | | |

Top Level Code

```
library ieee;
use ieee.std_logic_1164.all;
 1 2 3
           use ieee.numeric_std.all;
  4
  5
  6
7
8
9
              rity LogicalStep_Lab3_top is port (
    clkin_50 : in std_logic;
    pb : in std_logic_vector(3 downto 0);
    sw : in std_logic_vector(7 downto 0); -- The switch inputs
    leds : out std_logic_vector(7 downto 0); -- for displaying the switch content
    seg7_data : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
    seg7_char1 : out std_logic; -- seg7 digi selectors
    seg7_char2 : out std_logic -- seg7 digi selectors
        □entity LogicalStep_Lab3_top is port (
10
11
12
13
14
15
         end LogicalStep_Lab3_top;
16
17
        □architecture Energy_Monitor of LogicalStep_Lab3_top is
18
19
         -- Components Used
20
21
        Component Compx4 port (

A : in std_logic_vector(3 downto 0);

B : in std_logic_vector(3 downto 0);
22
23
25
                                            : out std_logic;
26
27
                                          : out std_logic;
: out std_logic
                           Equal
                            Lesser
28
29
                end component;
30
31
        32
33
34
                );
35
                end component;
36
37
               component segment7_mux port (
  clk : in std_logic := '0';
  DIN2 : in std_logic_vector(6 downto 0);
38
39
        茵
40
                                  : in std_logic_vector(6 downto 0);
: out std_logic_vector(6 downto 0);
: out std_logic;
: out std_logic
41
42
                     DOUT
43
                     DIG2
44
                    DIG1
45
                );
46
                end component;
47
```

One Bit Comparator

```
1
       library IEEE;
       use IEEE.std_logic_1164.all;
 2
 3
       use IEEE.numeric_std.all;
 4
 5
 6
     ⊟entity Compx1 is
 7
     port (
 8
                               : in std_logic; -- first one bit number
                               : in std_logic; -- second one bit number
: out std_logic; -- possible states
 9
10
                  Greater
11
                  Equal
                               : out std_logic;
12
                  Lesser
                               : out std_logic
13
14
       end entity Compx1;
15
16
     □architecture Comparison of Compx1 is
17
18
     ⊟begin
19
20
          Equal <= NOt (A XOR B); -- logic behind comparisons
21
          Lesser <= (NOT A) AND B;
22
          Greater <= A AND (Not B);
23
24
25
       end Comparison;
26
27
```


Four Bit Comparator

Truth Table


| Comparison Inputs from 1- Bit Comparators | | | | | | | | | 4-Bit Compartor Outputs | | | | | |
|---|---------|---------|--------|-------|--------|--------|--------|-------|-------------------------|--------|---------|--|-------|-------|
| A3 < B3 | A3 = B3 | A3 > B3 | A2< B2 | A2=B2 | A2> B2 | A1< B1 | A1= B1 | A1>B1 | A0< B0 | A0 =B0 | A0 > B0 | A <b< td=""><td>A = B</td><td>A > B</td></b<> | A = B | A > B |
| 0 | 0 | 1 | X | X | X | X | X | X | X | X | X | 0 | 0 | 1 |
| 1 | 0 | 0 | X | X | X | X | X | X | X | X | X | 1 | 0 | 0 |
| 0 | 1 | . 0 | 0 | 0 | 1 | Х | X | X | X | X | X | 0 | 0 | 1 |
| 0 | 1 | . 0 | 1 | . 0 | 0 | Х | X | X | X | X | X | 1 | 0 | 0 |
| 0 | 1 | . 0 | 0 | 1 | . 0 | 0 | C |) 1 | Х | X | X | 0 | 0 | 1 |
| 0 | 1 | . 0 | 0 | 1 | . 0 | 1 | | 0 | Х | X | X | 1 | 0 | 0 |
| 0 | 1 | . 0 | 0 | 1 | . 0 | 0 | 1 | . 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | . 0 | 0 | 1 | 0 | 0 | 1 | . 0 | 1 | . 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | . 0 | 0 | 1 | 0 | 0 | 1 | . 0 | 0 | 1 | 0 | 0 | 1 | 0 |

Simulations


Input_A fixed at Hex 1




Input_A fixed at Hex 2




Input_A fixed at Hex 5





RTL View of Top Design



Compilation Report

