ECE-124	4 Lab-2 Submission Fo	rm – Wint	er 2018		
GROUP NUMBER: 20					
SESSION NUMBER: 201			Juna haard		
NAME: (Print) UW User ID		Signature			
	(not Student ID)				
Partner A: Wesley Barton	whbarton	wes	ley Barton		
Partner B: Sidher Mbareia	Shaveja	8:20	ley Barton	7	
LAB2 DESIGN DEMO			Marks Allotted	A	В
Seven Segment Display bugs (quantity 3) corrected ?			1	1	1
Operands appear on Digit1 & Digit2 when PB's are OFF?			1	1	1
Logical Results shown correctly on LEDs[30] when PB[20] ON?			1	1	1
Arithmetic results shown on Digits and LED's when PB(3) ON?			2	2	2
LEDs[74] OFF when Arithmetic result Less than or Equal to 1111			2	2	2
DISCUSSION: Describe how you implemented the VHDL coding.			3	3	18
LAB2 DEMO MARK				10.	10
LAB2 DESIGN REPORT (see rubric on LEARN for details)			Marks Allotted		
Structural VHDL Used in top level VHDL design			2		
Sub-block VHDL files with good Coding Style			2		
Simulation of Logic functions showing the AND,OR,XOR modes			2		
Simulation of Arithmetic functions showing the ADD mode			2		
Total Design Logic Elements Used from Compilation Report			2		
Delay in Report Submission (-1 per	day) x number of day	's:			
AB2 Report MARK			Out of 10		

L

### Structural VHDL in Top Level:

```
library ieee;
use ieee.std_logic_1164.all;
   1
2
3
                use ieee.numeric_std.all;
  4
           ⊟entity LogicalStep_Lab2_top is port (
clkin_50 : in std_logic:
                                                         ep_Lab2_top is port (
    : in std_logic;
    : in std_logic_vector(3 downto 0);
    : in std_logic_vector(7 downto 0); -- The switch inputs
    : out std_logic_vector(7 downto 0); -- for displaying the switch content
    : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
    : out std_logic; -- seg7 digit1 selector
    : out std_logic -- seg7 digit2 selector
  8
                       pb
  ğ
                       SW
10
                        leds.
                      seg7_data
seg7_char1
seg7_char2
11
12
13
14
15
16
17
              end LogicalStep_Lab2_top;
            □architecture SimpleCircuit of LogicalStep_Lab2_top is
18
19
20
             | -- Components Used ---
21
            \Box
22
23
24
25
26
27
                    component SevenSegment port (
hex : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
sevenseg : out std_logic_vector(6 downto 0) -- 7-bit outputs to a 7-segment
                       end component:
                      component segment7_mux port (
   clk : in std_logic := '0';
   DIN2 : in std_logic_vector(6 downto 0);
   DIN1 : in std_logic_vector(6 downto 0);
   DOUT : out std_logic_vector(6 downto 0);
   DIG2 : out std_logic;
   DIG1 : out std_logic;
}
28
29
            \frac{1}{2}
30
31
32
33
34
35
36
                       end component;
37
38
39
                       component input_mux port (
    switcher : in std_logic; --pushbuttons
    sum : in std_logic_vector(7 downto 0);
    full_hex : in std_logic_vector(7 downto 0);
    output_hex : out std_logic_vector(7 downto 0)
40
41
42
43
44
45
46
                        end component;
47
48
49
50
```

```
-- Here the circuit begins
begin
    hex_A <= sw(7 downto 4);
hex_B <= sw(3 downto 0);</pre>
                                             -- taking in inputs from the switches
-- we made it so that switches 0 to 3 corespond to the right 7-seg and 4 to 7 for the left one
    fullHex <= hex_A & hex_B;</pre>
                                             -- concatenate the two hex values for use in the mux (needs to be 8-bit)
    with pb select
logicResult <= hex_A AND hex_B when "1110",
hex_A OR hex_B when "1101",
hex_A XOR hex_B when "1011",
"0000" when others;
-- change logical result base on the values of the push buttons
-- if push button #0 is pressed then perform an AND between hexA and hexB
button #1 is pressed then perform an OR between hexA and hexB
-- if push button #2 is pressed then perform an XOR between hexA and hexB
-- default
    logicLong <= "0000" & logicResult;</pre>
                                                          -- concatenate zeros to make it 8-bit for use in mux
    INST5: input_mux port map(pb(3), sum, logicLong, outputLED); --new mux component, will output the sum if push button three is pressed, else the logical result chosen
    leds <= outputLED; --display result of sum to leds</pre>
    INST4: input_mux port map(pb(3), sum, fullHex, outputHex); --new mux component, will output the sum if push button three is pressed, else the two hex digits (A, B)
    result_A <= outputHex(7 downto 4); -- take the first set of 4-bits (representing the first number)
result_B <= outputHex(3 downto 0); -- take the second set of 4-bits (representing the second number)</pre>
    INST1: SevenSegment port map(result_A, seg7_A); -- display the first set of 4-bits of result to segment A INST2: SevenSegment port map(result_B, seg7_B); -- display the second set of 4-bits of result to segment B INST3: segment7_mux port map(clkin_50, seg7_A, seg7_B, seg7_data, seg7_char1, seg7_char2);
end SimpleCircuit;
```

2

14 15 16

#### Our Mux:

```
library ieee;
use ieee.stdlogic_1164.all;

entity input_mux is

port(

switcher : in std_logic; -- determines whether or not the sum is outputted

sum : in std_logic_vector(7 downto 0); -- the sum signal passed in

full_hex : in std_logic_vector(7 downto 0); -- the hex digits chosen by user passed in (concatenated)
output_hex : out std_logic_vector(7 downto 0) -- the output that was chosen based on value of "switcher"
);
end entity input_mux;

end entity input_mux;


earchitecture sum_logic of input_mux is

begin

with switcher select
output_hex <= sum when '0', -- output the sum if push button is pressed (0)
full_hex when '1'; -- output the hex digits that were chosen by user if push button is not pressed (1)

end sum_logic;
```


## Logic Simulations:




sw\_A: switches 7 downto 4sw\_B: switches 3 downto 0

#### **Arithmetic Simulations:**

#### Pushbuttons are active-low



### **Compilation Report:**



# RTL Diagram:

