ECE-12	4 Lab-4 Submission For	m – Winte	r 2018	3			
GROUP NUMBER:			Lab	373	Lab4 Report	1	lor
SESSION NUMBER: 20			Out o	f 10	Out of 10	CAR	-)
Partner A: S: dharth Rale,a	Shave;a	One	2	12	n	-	
Partner B: Wesley Barton	whoarton	wesle	y B	anbi	-		
LAB4 D			tted	A	В		
Target X value on Digit1 (pb3 OFF); Target Y value on Digit2 (pb2 OFF)					1	(]
X-Motion/Y-Motion has changing values on Digit1/Digit2					1)
Extender enabled only at Target co-ordinates					1		1
Extender Position shown on leds[7:4]					1	1	
Grappler enabled only at Fully Extended Extender (Grappler- led[3])					1)	j
System Error when X/Y Motion with Extender not retracted					1	1	١
System Error Cleared when Extender is retracted.					1	1	1
DISCUSSION: Comment on your VHDL Implementation?					3	3	3
LAB4 DEMO MARK					of 10	10	10
LAB4 DESIGN REPORT (see rubric on LEARN for details)					arks otted	TEAM	
Structural VHDL for Top Level VHDL fi except in instance input fields	ile (only instances and conne	ections) – no	gates		2		
Simulation of 8bit Shift Register and 8 bit Binary Counter in both directions					2		
State Diagrams of Mealy SM, Moore SM1, MooreSM2 machines					2		
Mealy Form for Mealy SM; Moore form for Moore SM1, Sm2					2		
Fitter Report on Resources Utilization by Entity (Logic Ceils each)							
Delay in Report Submission (-1 per day)	x number of days:			-			
LAB4 F	REPORT MARK			Ou	t of 10		

Top File:

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
       □ENTITY LogicalStep_Lab4_top IS
              PORT (
              (
clkin_50 : in std_logic;
rst_n : in std_logic;
pb : in std_logic_vector(3 downto 0);
sw : in std_logic_vector(7 downto 0); -- The switch inputs
leds : out std_logic_vector(7 downto 0); -- for displaying the switch content
seg7_data : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
seg7_char1 : out std_logic; -- seg7 digi selectors
seg7_char2 : out std_logic -- seg7 digi selectors

10
11
12
13
14
15
         END LogicalStep_Lab4_top;
18
19
       □ARCHITECTURE SimpleCircuit OF LogicalStep_Lab4_top IS
20
21
22
              CONSTANT SIM : boolean := FALSE; -- set to TRUE for simulation runs otherwise keep at 0.

CONSTANT CLK_DIV_SIZE : INTEGER := 24; -- size of vectors for the counters
24
25
26
27
              SIGNAL Main_CLK : STD_LOGIC; -- main clock to drive sequencing of State Machine

SIGNAL bin_counter : UNSIGNED(CLK_DIV_SIZE-1 downto 0); -- := to_unsigned(0,CLK_DIV_SIZE); -- reset binary counter to zero
                                                            : STD_LOGIC; -- main clock to drive sequencing of State Machine
28
29
30
31
       33
34
35
36
37
38
39
40
              );
end component;
       42
43
44
45
46
47
48
              end component;
49
        );
end component;
        component segment7_mux port (
   clk : in std_logic := '0';
   DIN2 : in std_logic_vector(6 downto 0);
   DIN1 : in std_logic_vector(6 downto 0);
   DOUT : out std_logic_vector(6 downto 0);
   DIG2 : out std_logic;
   DIG1 : out std_logic;
}
                );
end component;
        component input_mux is port(
               switcher : in std_logic;
desired : in std_logic_vector(3 downto 0);
current : in std_logic_vector(3 downto 0);
output_hex : out std_logic_vector(3 downto 0)
 82
83
84
85
86
87
88
          -);
end component;
         omponent Mealy_SM port
            clk_input, rst_n, X_Press, Y_Press, X_EQ, X_GT, X_LT, Y_EQ, Y_GT, Y_LT, ExtenderOut
Error, Extender_Enable, XCount_Up, XCount_Enable, YCount_Up, YCount_Enable : OUT std_logic
 89
90
91
92
93
94
95
96
97
98
                                                                                                                                                                                       : IN std_logic;
        □ component Moorel port □ (
          = (
| clk_input, rst_n, Extender_Enable, Toggle
| Extender_Out, Shift_Enable, Grappler_Enable, Up
                                                                                                                : IN std_logic;
: OUT std_logic
          end component;
```

```
clk_input, rst_n, Grappler_Enable, Toggle
isclosed
);
end component;
                   signal curposx: std_logic_vector(3 downto 0); --Current x Position
signal curposy: std_logic_vector(3 downto 0); --Current y Position
signal x_eq, x_gt, x_lt: std_logic; -- Comparator results in x, ex. x_gt means desired is greater than current position
signal extend_out: std_logic; -- Comparator results in y, ex. y_gt means desired is greater than current position
signal extend_out: std_logic; -- Extender Position
signal extend_out: std_logic; -- Extender Out
signal extend_outp, ycountUp; std_logic; -- Whether or not to increase/decrease x/y position
signal xcountEN, ycountEN: std_logic; -- enable counter
signal shiftEN, grapplerEN, shiftUp: std_logic; -- signals for the grappler and extender
                    signal outX : std_logic_vector(3 downto 0);
signal outY : std_logic_vector(3 downto 0);
                                                                                                                      --Seg 7 display for X
--Seg 7 display for Y
                    signal ERROR : std_logic;
                                                                                                                      -- Error State
              BEGIN
              INST1: Mealy_SM port map(Main_clk, rst_n, pb(3), pb(2), x_eq, x_gt, x_lt, y_eq, y_gt, y_lt, extend_out, ERROR,extend_enable,xcountUp, xcountEN, ycountEN);
INST3: Moorel port map(Main_clk, rst_n, extend_enable, not pb(1), extend_out, shiftEN, grapplerEN, shiftUp);
INST3: Compx4 port map(desposX, curposX, x_gt, x_eq, x_lt);
INST4: compx4 port map(desposY, curposY, y_gt, y_eq, y_lt);
INST5: Bin_counter4bit port map(Main_clk, rst_n, xcountEN, xcountUp, curposX);
INST6: Bin_counter4bit port map(Main_clk, rst_n, ycountEN, ycountUp, curposY);
INST7: Bidir_shift_reg port map(Main_clk, rst_n, shiftEN, shiftUp, extenderPos);
              desposX <= sw(7 downto 4);
desposY <= sw(3 downto 0);</pre>
              INST8: SevenSegment port map(outX, Main_clk, ERROR, seg7_A);
INST9: SevenSegment port map(outY, Main_clk, ERROR, seg7_B);
            INST10: input_mux port map (pb(3), desposx, curposx, outx);
               INST12: segment7_mux port map(clkin_50, seg7_A, seg7_B, seg7_data, seg7_char1, seg7_char2);
L54
L55
L56
               leds(7 downto 4) <= extenderpos;
leds(0) <= ERROR;
leds(2) <= x_eq;
leds(1) <= y_eq;</pre>
               INST13: Moore2 port map(Main_clk, rst_n, grapplerEN, Not pb(0), leds(3));
                -- CLOCKING GENERATOR WHICH DIVIDES THE INPUT CLOCK DOWN TO A LOWER FREQUENCY
            BinCLK: PROCESS(clkin_50, rst_n) is
                             IF (rising_edge(clkin_50)) THEN -- binary counter increments on rising clock edge
bin_counter <= bin_counter + 1;</pre>
166
```

□component Moore2 port □(__.

L60

162 L63

L65

L67

L69 L70

END IF; END PROCESS;

LEND SimpleCircuit;

main_Clk <=
 clkin_50 when sim = TRUE else
 std_logic(bin_counter(23));</pre>

clock_Source:

Difference Between Mealy and Moore State Machine:

-- for simulations only -- for real FPGA operation

In a Moore State Machine the outputs are only dependent on the current state, whereas in a Mealy State Machine the outputs are dependent on current state and the inputs. In a Moore the output equations consist of 1s and 0s only. Also Moore state machines are quite simple in logic, but usually contain more states, whereas a Mealy is complex in logic but contains less states. So in a Mealy State Machine the output equations consist of Boolean logic, 1s and 0s.

Mealy State Machine:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
     5 6 7
           □ Entity Mealy_SM IS Port
            clk_input, rst_n, X_Press, Y_Press, X_EQ, X_GT, X_LT, Y_EQ, Y_GT, Y_LT, ExtenderOut
Error, Extender_Enable, XCount_Up, XCount_Enable, YCount_Up, YCount_Enable
                                                                                                                                                                                      : IN std_logic;
: OUT std_logic
   8
9
10
   ☐ Architecture SM of Mealy_SM is
               TYPE STATE_NAMES IS (Not_moving, Moving, Extender_Out, Error_State); -- list all the potential states
                                                                                                        -- signals of type STATE_NAMES -- Signals to determine whether or not we are moving in the x and/or y direction
               SIGNAL current_state, next_state : STATE_NAMES;
SIGNAL X_Motion, Y_Motion : std_logic;

□ BEGIN

                  X_Motion <= (NOT X_Press) AND (NOT X_EQ);
Y_Motion <= (NOT Y_Press) AND (NOT Y_EQ);</pre>
               --State Machine:
               -- REGISTER_LOGIC PROCESS:
           ☐Register_Section: PROCESS (clk_input, rst_n, next_state) -- this process synchronizes the activity to a clock
                 IF (rst_n = '0') THEN
    current_state <= Not_moving; --Inital state is not moving
ELSIF(rising_edge(clk_input)) THEN</pre>
                  current_state <= next_State;
END IF;
            END PROCESS;
           Transition_Section: PROCESS (X_Motion, Y_Motion, X_EQ, X_GT, X_LT, Y_EQ, Y_GT, Y_LT, ExtenderOut, current_state)
  46
    | BEGIN
17
18
19
50
              --When in Not_moving, next state is Not_moving if no x and y motion is present, goes to -- Extender_Out if extender is out, else goes to Moving
                   next_state <= Not_mov
ELSE
  next_state <= Moving;
End if;</pre>
                   WHEN Extender_Out => --When in Extender_Out, stay in Extender_Out if we are not moving and extender is still out, go to

IF(ExtenderOut = '1' AND X_Motion = '0' AND Y_Motion = '0') THEN --Not_Moving if extender is no longer out and not moving, go to Moving if extender is

ELSIF(X_Motion = 0' AND Y_Motion = '0' AND ExtenderOut = '0') THEN

next_state <= Not_moving;

ELSIF((X_MOTION = '1') OR Y_Motion = '1') AND ExtenderOut = '0') Then


next_state <= Moving;

ELSIE(S_MOTION = '1') AND ExtenderOut = '0') Then
58
59
70
                        ELSE
                   ELSE

next_state <= Error_State;
End if;
WHEN Error_State =>
If(Extenderout = '1') THEN
next_state <= Error_State;
ELSIF(X_Motion = '0' AND Y_Motion = '0' AND Extenderout = '0') THEN
next_state <= Not_moving;
ELSE
next_state <= Moving;
                                                                                      --When in Error\_State, stay in Error\_State if extender is out, go to Not\_moving if no motion in x and --y direction and extender is not out, else go to moving
```

next_state <= Moving; END IF;

END CASE; END PROCESS;



Extender State Machine (Moore 1):

```
library i|eee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
      ⊟Entity Moorel IS Port ⊟(
       ㅂ(
| clk_input, rst_n, Extender_Enable, Toggle
| Extender_Out, Shift_Enable, Grappler_Enable, Up
| );
        - );
END ENTITY;
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
      ☐ Architecture SM of Moorel is
          TYPE STATE_NAMES IS (Start, Retracted, Extending1, Extending2, Extending3, Fully_Extended, Retracting3, Retracting2, Retracting1, Post); -- all the states
          SIGNAL current_state, next_state : STATE_NAMES;
                                                                                     -- signals of type STATE_NAMES
      ₽
          BEGIN
          --State Machine:
          -- REGISTER_LOGIC PROCESS:
      30
31
32
33
34
35
36
37
38
      | BERGISTER | SECTION |
| BEGIN |
| IF (rst_n = '0') THEN |
| current_state <= Start; --Initial State should always be Start |
| ELSIF(rising_edge(clk_input)) THEN |
| current_state <= next_State;
        END PROCESS;
41
423
445
467
448
450
551
557
558
560
661
662
663
664
77
77
77
77
77
77
77
77
77
77
77
881
883
884
885
          -- TRANSITION LOGIC PROCESS
        ☐Transition_Section: PROCESS (Extender_Enable, Toggle, current_state)
         BEGIN
                 CASE current_state IS

WHEN Start =>

IF(Toggle = '1' AND Extender_Enable = '1') THEN

next_state <= Retracted;

ELSE
                              next_state <= Start;
                      When Retracted =>
   next_state <= Extending1;</pre>
                      WHEN Extending1 =>
    next_state <= Extending2;</pre>
                      WHEN Extending2 =>
   next_state <= Extending3;</pre>
                      WHEN Extending3 =>
   next_state <= Fully_Extended;</pre>
                      WHEN Fully_Extended =>
   IF (Toggle = '1' AND Extender_Enable = '1') THEN
   next_state <= Retracting3;</pre>
                                                                                        --Next State is Retracting3 if pushbutton is pressed and extender enable is true
                         next_state <= Fully_Extended;
END IF;
                      WHEN Retracting3 =>
    next_state <= Retracting2;</pre>
                      WHEN Retracting2 =>
    next_state <= Retracting1;</pre>
                      WHEN Retracting1 =>
    next_state <= Post;</pre>
                      WHEN POST =>
                          next_state <= Start;</pre>
           END CASE;
END PROCESS;
```

```
-- DECODER SECTION PROCESS
  88
  89
  90
            Decoder_Section: PROCESS (Extender_Enable, Toggle, current_state)
  91
  92
              BEGIN
  93
                          CASE current_state IS
  94
  95
96
97
                                WHEN Start =>
   Shift_Enable <= '0';
   Grappler_Enable <= '0';
   Extender_Out <= '0';
   Up <= '1';</pre>
                                                                                      --Don't change posotions in start state
98
99
100
                                  When Retracted =>
Shift_Enable <= '1';
Grappler_Enable <= '0';
Extender_Out <= '1';
Up <= '1';</pre>
                                                                                      --Begin counting up
101
102
103
104
105
106
                                WHEN Extending1 =>
  Shift_Enable <= '1';
  Grappler_Enable <= '0';
  Extender_Out <= '1';
  Up <= '1';</pre>
107
108
109
110
111
112
                                WHEN Extending2 =>
Shift_Enable <= '1';
Grappler_Enable <= '0';
Extender_Out <= '1';
Up <= '1';
113
114
115
116
117
118
                                WHEN Extending3 =>
   Shift_Enable <= '1';
   Grappler_Enable <= '0';
   Extender_Out <= '1';
   Up <= '1';</pre>
119
120
121
122
123
124
125
                                WHEN Fully_Extended =>
Shift_Enable <= '0';
Grappler_Enable <= '1';
Extender_Out <= '1';</pre>
                                                                                            --Stop counting when fully extended
126
127
                                  Extender_Out <= Up <= '0';
128
129
130
                              WHEN Retracting3 =>
  Shift_Enable <= '1';
  Grappler_Enable <= '0';
  Extender_Out <= '1';
  Up <= '0';</pre>
131
                                                                                            --Start counting down
132
133
134
135
136
                                       WHEN Retracting2 =>
   Shift_Enable <= '1';
   Grappler_Enable <= '0';
   Extender_Out <= '1';
   Up <= '0';</pre>
137
138
139
140
141
142
                                         WHEN Retracting1 =>
Shift_Enable <= '1';
Grappler_Enable <= '0';
Extender_Out <= '1';
Up <= '0';</pre>
143
144
145
146
147
148
149
                                          WHEN Post =>
                                          Shift_Enable <= '1';
Grappler_Enable <= '0';
Extender_Out <= '0';
Up <= '0';
150
151
152
153
154
155
                                END CASE:
156
                      END PROCESS;
157
158
                     END ARCHITECTURE SM;
```


Grappler State Machine (Moore 2):

```
|library ieee;
use ieee.std_logic_1164.all;
 2
        use ieee.numeric_std.all;
 4
 5
      □Entity Moore2 IS Port
 6
7
8
9
         clk_input, rst_n, Grappler_Enable, Toggle
isClosed
                                                                                             : IN std_logic;
                                                                                             : OUT std_logic
        - );
END ENTITY;
10
11
12
13
14
15
16
17
18
      ☐ Architecture SM of Moore2 is
         TYPE STATE_NAMES IS (Opened, Closed); -- all STATE_NAMES
19
20
21
22
23
24
25
26
27
28
29
30
          SIGNAL current_state, next_state : STATE_NAMES;
                                                                                  -- signals of type STATE_NAMES
          BEGIN
      ᆸ --
          --State Machine:
         -- REGISTER LOGIC PROCESS:
31
32
      ĠRegister_Section: PROCESS (clk_input, rst_n, next_state) -- this process synchronizes the activity to a clock
      | BEGIN
33
34
            IF (rst_n = '0') THEN
            current_state <= Opened; --Init
ELSIF(rising_edge(clk_input)) THEN</pre>
                                                   --Initial state is Opened
35
36
                current_state <= next_State;
37
38
       END PROCESS:
39
40
        -- TRANSITION LOGIC PROCESS
41
42
      _ Transition_Section: PROCESS (Grappler_Enable, Toggle, current_state)
-- TRANSITION LOGIC PROCESS
     ☐Transition_Section: PROCESS (Grappler_Enable, Toggle, current_state)
            CASE current_state IS
                WHEN opened =>

IF(Toggle = '1' AND Grappler_Enable = '1') THEN

next_state <= Closed;
                                                                      --If pushbutton is pressed and grappler enabled next state is closed, else opened
                   ELSE

next_state <= Opened;
END IF;
                when Closed =>
   IF(Toggle = '1' AND Grappler_Enable = '1') THEN
      next_state <= opened;
   ELSE</pre>
                                                                       --If pushbutton is pressed and grappler enabled next state is opened, else closed
                   next_state <= Closed;
END IF;
       END CASE;
END PROCESS;
       -- DECODER SECTION PROCESS
     Decoder_Section: PROCESS (Grappler_Enable, Toggle, current_state)
       BEGIN
            CASE current_state IS
               WHEN opened =>
isClosed <= '0';</pre>
                when Closed =>
isClosed <= '1';</pre>
        END ARCHITECTURE SM;
```



Seven Segment (For Error State – Flashing):

```
library ieee;
use ieee.std_logic_1164.all;
          use ieee.numeric_std.all;
  4
  6
7
          -- 7-segment display driver. It displays a 4-bit number on a 7-segment
         -- This is created as an entity so that it can be reused many times easily
  8
  9
10
       □entity SevenSegment is port (
11
                                          in std_logic_vector(3 downto 0);
                                                                                                -- The 4 bit data to be displayed
12
13
                                     : in std_logic;
14
                                      : out std_logic_vector(6 downto 0)
              sevenseg
                                                                                                -- 7-bit outputs to a 7-segment
        -);
end SevenSegment;
15
16
17
18
       □architecture Behavioral of SevenSegment is
19
20
         -- The following statements convert a 4-bit input, called dataIn to a pattern of 7 bits
-- The segment turns on when it is '1' otherwise '0'
21
22
23
24
25
         signal blinker : std_logic_vector(6 downto 0); --"filter"
signal sevenseghelper : std_logic_vector(6 downto 0); --intended output
         signal blinker
26
27
28
        signal flash_notclock : std_logic;
                                                                                             --conditon to flash digits in error state
       ⊟begin
29
30
              flash_notclock <= flash AND (NOT clk); --Determine if we should flash screen or not
31
32
              WITH flash_notclock Select
                                                                          --Determine filter
                   blinker <= "0000000" when '1',
"1111111" when others;
33
34
35
36
37
38
39
40
41
42
43
                                                   "0000110" when "0010", -- [2] +---- a ----
"1001111" when "0011", -- [3] "1100110" when "0100"
             with hex select
             sevenseghelper
                                                                                          [1]
[2]
[3]
[4]
                                                                                                       +---- a ----+
                                                                when "0100",
when "0101",
                                                   "1100110"
"1101101"
                                                                                           [5]
[6]
[7]
                                                                                                                        b
                                                                when "0110".
                                                   "1111101"
 44
                                                   "0000111"
                                                                when "0111".
                                                                when "1000",
                                                   "1111111"
"1100111"
"1110111"
                                                                                           [8]
[9]
 46
                                                                                                       +---- q ----+
                                                                when "1001".
                                                                when "1010",
 48
                                                                                           [A]
[b]
                                                                when "1011",
                                                   "1111100"
                                                                when "1100",
                                                                                                                        C
                                                    "1011000"
 50
51
52
53
54
55
56
57
58
60
61
62
63
64
65
                                                                                           [c]
[d]
                                                   "1011100"
"1011110"
"1111001"
"1110001"
                                                                when "1101".
                                                                when "1110'
                                                                                           Ε
                                                                                                           -- d ----
                                                                when "1111".
                                                    "0000000" when others;
                                                  --Apply filter by anding each bit with the intended output with each bit of blinker
                                                  sevenseg(0) <= blinker(0) AND sevenseghelper(0);</pre>
                                                 sevenseg(0) <= blinker(1) AND sevenseghelper(1);

sevenseg(2) <= blinker(2) AND sevenseghelper(1);

sevenseg(3) <= blinker(2) AND sevenseghelper(2);

sevenseg(3) <= blinker(3) AND sevenseghelper(3);

sevenseg(4) <= blinker(4) AND sevenseghelper(4);

sevenseg(5) <= blinker(5) AND sevenseghelper(5);

sevenseg(6) <= blinker(6) AND sevenseghelper(6);
 66
        Lend architecture Behavioral;
 67
 68
```

4 Bit Counter:

```
Tibrary ieee;
 2
       use ieee.std_logic_1164.all;
 3
       use ieee.numeric_std.all;
 4
 5
     □Entity Bin_Counter4bit is port
 6
     (
                                  : in std_logic := '0';
 7
             Main_clk
                                  : in std_logic := '0';
: in std_logic := '0';
 8
             rst_n
 9
             c1k_en
             up1_down0
                                  : in std_logic := '0';
10
11
             counter_bits
                                  : out std_logic_vector(3 downto 0)
12
          );
13
          end Entity;
14
15
          ARCHITECTURE one OF Bin_Counter4bit IS
     16
17
          Signal ud_bin_counter : UNSIGNED(3 downto 0);
18
19
20
     FIBEGIN
21
22
     🗎 process (Main_clk, rst_n, up1_down0) is
23
     begin
24
          if (rst_n = '0') then
     Ħ
             ud_bin_counter <= "0000":
25
     -
26
27
          elsif (rising_edge(Main_clk)) then
28
             if((up1\_down0 = '1') AND (clk\_en = '1')) then
29
     ud_bin_counter <= (ud_bin_counter + 1);
elsif (( up1_down0 = '0') AND (clk_en = '1')) then</pre>
30
31
     ud_bin_counter <= (ud_bin_counter -1);
32
33
             end if:
34
35
          end if:
36
37
             counter_bits <= std_logic_vector(ud_bin_counter);</pre>
38
39
       end process;
40
41
       end one;
42
43
44
```


4 Bit Shift Register:

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 2
 3
       USE ieee.numeric_std.ALL;
 4
 5
 6
     □Entity Bidir_shift_reg is port
 7
     8
                                  : in std_logic := '0';
: in std_logic := '0';
 9
             CLK
10
             RESET_n
                                  : in std_logic := '0'
11
             CLK_EN
12
                                 : in std_logic := '0';
             LEFTO_RIGHT1
13
                                 : out std_logic_vector(3 downto 0)
             REG_BITS
14
          );
15
          end Entity;
16
17
          ARCHITECTURE one OF Bidir_shift_reg IS
     18
19
          Signal sreg
                         : std_logic_vector(3 downto 0);
20
21
22
     ⊟Begin
23
24
     □process (CLK, RESET_n, CLK_EN, LEFT0_RIGHT1) is
25
       begin
26
27
          if (RESET_n = '0') then
     28
             sreg <= "0000":
     1
29
          elsif(rising_edge(CLK) AND (CLK_EN = '1')) then
30
31
32
             if (LEFTO_RIGHT1 = '1') then
     \dot{\Box}
33
                 sreg (3 downto 0) <= '1' & sreg(3 downto 1);</pre>
34
35
     占
36
             elsif(LEFTO_RIGHT1 = '0') then
37
38
                 sreg (3 downto 0) <= sreg(2 downto 0) & '0';</pre>
39
             end if:
40
41
          end if;
42
          REG_BITS <= sreq;</pre>
43
44
       end process;
45
46
47
       END one;
48
49
```


Input Mux:

```
library ieee;
use ieee.std_logic_1164.all;
 2
 3
     □entity input_mux is
 4
 5
     □port(
 6
           switcher : in std_logic;
 7
           desired : in std_logic_vector(3 downto 0);
current : in std_logic_vector(3 downto 0):
 8
                         : in std_logic_vector(3 downto 0);
 9
           output_hex : out std_logic_vector(3 downto 0)
10
       );
11
12
13
       end entity input_mux;
14
15
     □architecture mux_logic of input_mux is
16
     □begin
17
18
       with switcher select
19
           output_hex <= current when '0', desired when '1';
20
21
22
23
       end mux_logic;
24
25
26
```

Simulations for Shift Register:



Simulations for Counter:



Fitter Report:

	Compilation Hierarchy Node	Logic Cells	Dedicated Logic Registers	VO Registers
1	✓ [LogicalStep_Lab4_top]	107 (25)	51 (24)	0 (0)
1	Bidir_shift_reg:INST7	4 (4)	4 (4)	0 (0)
2	Bin_Counter4bit:INST5	10 (10)	4 (4)	0 (0)
3	Bin_Counter4bit:INST6	10 (10)	4 (4)	0 (0)
4	Compx4:INST3	2 (2)	0 (0)	0 (0)
5	Compx4:INST4	2 (2)	0 (0)	0 (0)
6	Mealy_SM:INST1	9 (9)	4 (4)	0 (0)
7	Moore1:INST2	15 (15)	10 (10)	0 (0)
8	Moore2:INST13	1 (1)	1 (1)	0 (0)
9	SevenSegment:INST8	7 (7)	0 (0)	0 (0)
10	SevenSegment:INST9	8 (8)	0 (0)	0 (0)
11	input_mux:INST10	4 (4)	0 (0)	0 (0)
12	input_mux:INST11	4 (4)	0 (0)	0 (0)
13	segment7_mux:INST12	7 (7)	0 (0)	0 (0)