

ECE-124 Lab-2 Submission Form – Winter 2018

GROUP NUMBER: 20

SESSION NUMBER: 201

James Hard

NAME: (Print)

UW User ID

(not Student ID)

Signature

Partner A: Wesley Barton

wh barton

Wesley Barton

Partner B: Siaharphaveia

sbaveia

Siaharphaveia

LAB2 DESIGN DEMO

Marks Allotted

A

B

Seven Segment Display bugs (quantity 3) corrected ?

1

1

1

Operands appear on Digit1 & Digit2 when PB's are OFF ?

1

1

1

Logical Results shown correctly on LEDs[3..0] when PB[2..0] ON ?

1

1

1

Arithmetic results shown on Digits and LED's when PB(3) ON ?

2

2

2

LEDs[7..4] OFF when Arithmetic result Less than or Equal to 1111

2

2

2

DISCUSSION: Describe how you implemented the VHDL coding.

3

3

3

LAB2 DEMO MARK

10 10

LAB2 DESIGN REPORT (see rubric on LEARN for details)

Marks Allotted

Structural VHDL Used in top level VHDL design

2

Sub-block VHDL files with good Coding Style

2

Simulation of Logic functions showing the AND,OR,XOR modes

2

Simulation of Arithmetic functions showing the ADD mode

2

Total Design Logic Elements Used from Compilation Report

2

Delay in Report Submission (-1 per day) x number of days:

LAB2 Report MARK

Out of 10

Structural VHDL in Top Level:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5
6  entity LogicalStep_Lab2_top is port (
7      clk_in_50      : in std_logic;
8      pb             : in std_logic_vector(3 downto 0);
9      sw             : in std_logic_vector(7 downto 0); -- The switch inputs
10     leds            : out std_logic_vector(7 downto 0); -- for displaying the switch content
11     seg7_data       : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
12     seg7_char1      : out std_logic;                  -- seg7 digit1 selector
13     seg7_char2      : out std_logic;                  -- seg7 digit2 selector
14 );
15 end LogicalStep_Lab2_top;
16
17 architecture SimpleCircuit of LogicalStep_Lab2_top is
18     --
19     -- Components Used --
20     -----
21
22     component sevenSegment port (
23         hex          : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
24         sevenseg      : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
25     );
26     end component;
27
28     component segment7_mux port (
29         clk           : in std_logic := '0';
30         DIN2          : in std_logic_vector(6 downto 0);
31         DIN1          : in std_logic_vector(6 downto 0);
32         DOUT          : out std_logic_vector(6 downto 0);
33         DIG2          : out std_logic;
34         DIG1          : out std_logic;
35     );
36     end component;
37
38     --
39
40     component input_mux port (
41         switcher      : in std_logic; -- pushbuttons
42         sum            : in std_logic_vector(7 downto 0);
43         full_hex       : in std_logic_vector(7 downto 0);
44         output_hex     : out std_logic_vector(7 downto 0);
45     );
46     end component;
47
48
49
50
51     -- Create any signals, or temporary variables to be used
52     --
53     -- std_logic_vector is a signal which can be used for logic operations such as OR, AND, NOT, XOR
54     --
55     signal seg7_A      : std_logic_vector(6 downto 0); -- first segment display on board
56     signal hex_A       : std_logic_vector(3 downto 0); -- first hex digit from switches
57     signal seg7_B      : std_logic_vector(6 downto 0); -- second segment display on board
58     signal hex_B       : std_logic_vector(7 downto 4); -- second hex digit from switches
59     --
60
61     signal pushButton3 : std_logic; -- output of push button three
62     signal sum         : std_logic_vector(7 downto 0); -- the unsigned sum of the two hex values expressed as 8 bits
63     signal fullHex     : std_logic_vector(7 downto 0); -- the concatenated version of hexA and hexB
64     signal outputHex   : std_logic_vector(7 downto 0); -- the output that should be displayed to the seven segment displays
65
66     signal result_A    : std_logic_vector(3 downto 0); -- the result that should display on the first seven segment
67     signal result_B    : std_logic_vector(7 downto 0); -- the result that should display on the second seven segment
68
69     signal logicResult : std_logic_vector(3 downto 0); -- the 4 bit result of the logical operations between hex_A and hex_B
70     signal logicLong   : std_logic_vector(7 downto 0); -- the concatenated version of the result (8-bit)
71
72     signal outputLED   : std_logic_vector(7 downto 0); -- the result that should be outputted to the leds
73
74     signal tempA       : std_logic_vector(7 downto 0); -- temporary 8-bit version of hex_A for use in unsigned addition
75     signal tempB       : std_logic_vector(7 downto 0); -- temporary 8-bit version of hex_B for use in unsigned addition
76
77
78

```

```

78 -- Here the circuit begins
79
80 begin
81
82     hex_A <= sw(7 downto 4); -- taking in inputs from the switches
83     hex_B <= sw(3 downto 0); -- we made it so that switches 0 to 3 correspond to the right 7-seg and 4 to 7 for the left one
84
85     pushButton3 <= pb(3); -- getting input from push button #3
86
87     fullHex <= hex_A & hex_B; -- concatenate the two hex values for use in the mux (needs to be 8-bit)
88
89     tempA <= "0000" & hex_A; -- concatenate zeros to make it 8-bit in order to add
90     tempB <= "0000" & hex_B;
91     sum <= std_logic_vector(unsigned(tempA) + unsigned(tempB)); -- add hexA and hexB in order to get a sum then cast it as an 8-bit signal
92
93     with pb select
94     logicResult <= hex_A AND hex_B when "1110", -- change logical result base on the values of the push buttons
95                    hex_A OR hex_B when "1101", -- if push button #0 is pressed then perform an AND between hexA and hexB
96                    hex_A XOR hex_B when "1011", -- if push button #1 is pressed then perform an OR between hexA and hexB
97                    "0000" when others; -- if push button #2 is pressed then perform an XOR between hexA and hexB
98                    -- default
99
100     logicLong <= "0000" & logicResult; -- concatenate zeros to make it 8-bit for use in mux
101
102     INST5: input_mux port map(pb(3), sum, logicLong, outputLED); --new mux component, will output the sum if push button three is pressed, else the logical result chosen
103
104     leds <= outputLED; --display result of sum to leds
105
106     INST4: input_mux port map(pb(3), sum, fullHex, outputHex); --new mux component, will output the sum if push button three is pressed, else the two hex digits (A, B)
107
108     result_A <= outputHex(7 downto 4); -- take the first set of 4-bits (representing the first number)
109     result_B <= outputHex(3 downto 0); -- take the second set of 4-bits (representing the second number)
110
111     INST1: SevenSegment port map(result_A, seg7_A); -- display the first set of 4-bits of result to segment A
112     INST2: SevenSegment port map(result_B, seg7_B); -- display the second set of 4-bits of result to segment B
113     INST3: segment7_mux port map(clkin_50, seg7_A, seg7_B, seg7_data, seg7_char1, seg7_char2);
114
115 end simpleCircuit;
116
117

```


Our Mux:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity input_mux is
5  port(
6
7      switcher : in std_logic; -- determines whether or not the sum is outputted
8      sum      : in std_logic_vector(7 downto 0); -- the sum signal passed in
9      full_hex : in std_logic_vector(7 downto 0); -- the hex digits chosen by user passed in (concatenated)
10     output_hex : out std_logic_vector(7 downto 0) -- the output that was chosen based on value of "switcher"
11 );
12
13 end entity input_mux;
14
15 architecture sum_logic of input_mux is
16
17 begin
18
19     with switcher select
20     output_hex <= sum when '0', -- output the sum if push button is pressed (0)
21                  full_hex when '1'; -- output the hex digits that were chosen by user if push button is not pressed (1)
22
23
24 end sum_logic;
25
26

```


Logic Simulations:



- sw_A: switches 7 downto 4
- sw_B : switches 3 downto 0

Arithmetic Simulations:

- Pushbuttons are active-low



Compilation Report:

Table of Contents			Flow Summary
Flow Summary	Flow Status	Successful - Fri Feb 09 08:52:23 2018	
Flow Settings	Quartus Prime Version	15.1.0 Build 185 10/21/2015 SJ Standard Edition	
Flow Non-Default	Revision Name	LogicalStep_Lab2_top	
Flow Elapsed Time	Top-level Entity Name	LogicalStep_Lab2_top	
Flow OS Summary	Family	MAX 10	
Flow Log	Device	10M08SAE144C8G	
Analysis & Synthesis	Timing Models	Final	
Fitter	Total logic elements	66 / 8,064 (< 1 %)	
Assembler	Total combinational functions	66 / 8,064 (< 1 %)	
PowerPlay Power	Dedicated logic registers	11 / 8,064 (< 1 %)	
TimeQuest Timing	Total registers	11	
EDA Netlist Writer	Total pins	30 / 101 (30 %)	
Flow Messages	Total virtual pins	0	
Flow Suppress	Total memory bits	0 / 387,072 (0 %)	
	Embedded Multiplier 9-bit elements	0 / 48 (0 %)	
	Total PLLs	0 / 1 (0 %)	
	UFM blocks	0 / 1 (0 %)	
	ADC blocks	0 / 1 (0 %)	

RTL Diagram:

