

ECE-124 Lab-4 Submission Form – Winter 2018				
GROUP NUMBER: 20		Lab4 Demo	Lab4 Report	<i>[Signature]</i>
SESSION NUMBER: 201		Out of 10	Out of 10	
Partner A: Sidharth Baleja		Skaveja	<i>[Signature]</i>	
Partner B: Wesley Barton		whbarton	<i>[Signature]</i>	
LAB4 DESIGN DEMO		Marks Allotted	A	B
Target X value on Digit1 (pb3 OFF); Target Y value on Digit2 (pb2 OFF)		1	1	1
X-Motion/Y-Motion has changing values on Digit1/Digit2		1	1	1
Extender enabled only at Target co-ordinates		1	1	1
Extender Position shown on leds[7:4]		1	1	1
Grappler enabled only at Fully Extended Extender (Grappler- led[3])		1	1	1
System Error when X/Y Motion with Extender not retracted		1	1	1
System Error Cleared when Extender is retracted.		1	1	1
DISCUSSION: Comment on your VHDL Implementation?		3	3	3
LAB4 DEMO MARK		Out of 10	10	10
LAB4 DESIGN REPORT (see rubric on LEARN for details)		Marks Allotted	TEAM	
Structural VHDL for Top Level VHDL file (only instances and connections) – no gates except in instance input fields		2		
Simulation of 8bit Shift Register and 8 bit Binary Counter in both directions		2		
State Diagrams of Mealy SM, Moore SM1, MooreSM2 machines		2		
Mealy Form for Mealy SM; Moore form for Moore SM1, Sm2		2		
Fitter Report on Resources Utilization by Entity (Logic Cells each)		2		
Delay in Report Submission (-1 per day) x number of days:				
LAB4 REPORT MARK		Out of 10		

Top File:

```
1
2 LIBRARY ieee;
3 USE ieee.std_logic_1164.ALL;
4 USE ieee.numeric_std.ALL;
5
6 ENTITY LogicalStep_Lab4_top IS
7     PORT
8     (
9         clk_in_50      : in std_logic;
10        rst_n          : in std_logic;
11        pb             : in std_logic_vector(3 downto 0);
12        sw             : in std_logic_vector(7 downto 0); -- The switch inputs
13        leds           : out std_logic_vector(7 downto 0); -- for displaying the switch content
14        seg7_data      : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
15        seg7_char1     : out std_logic;                  -- seg7 digi selectors
16        seg7_char2     : out std_logic;                  -- seg7 digi selectors
17    );
18 END LogicalStep_Lab4_top;
19
20 ARCHITECTURE SimpleCircuit OF LogicalStep_Lab4_top IS
21
22     -----
23     CONSTANT SIM      : boolean := FALSE; -- set to TRUE for simulation runs otherwise keep at 0.
24     CONSTANT CLK_DIV_SIZE : INTEGER := 24; -- size of vectors for the counters
25
26     SIGNAL Main_CLK    : STD_LOGIC; -- main clock to drive sequencing of State Machine
27
28     SIGNAL bin_counter : UNSIGNED(CLK_DIV_SIZE-1 downto 0); -- := to_unsigned(0,CLK_DIV_SIZE); -- reset binary counter to zero
29     -----
30
31     component Bidir_shift_reg port (
32         CLK      : in std_logic := '0';
33         RESET_n  : in std_logic := '0';
34         CLK_EN   : in std_logic := '0';
35         LEFT0_RIGHT1 : in std_logic := '0';
36         REG_BITS : out std_logic_vector(3 downto 0)
37     );
38
39     end component;
40
41     component Bin_Counter4bit port (
42         Main_clk : in std_logic := '0';
43         rst_n    : in std_logic := '0';
44         clk_en   : in std_logic := '0';
45         up1_down0 : in std_logic := '0';
46         counter_bits : out std_logic_vector(3 downto 0)
47     );
48
49     end component;
50
51     component Comp4 port (
52         A : in std_logic_vector(3 downto 0);
53         B : in std_logic_vector(3 downto 0);
54         Greater : out std_logic;
55         Equal : out std_logic;
56         Lesser : out std_logic
57     );
58
59     end component;
60
61     component sevenSegment port (
62         hex : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
63         clk, flash : in std_logic;
64         sevenseg : out std_logic_vector(6 downto 0) -- 7-bit outputs to a 7-segment
65     );
66
67     end component;
68
69     component segment7_mux port (
70         clk : in std_logic := '0';
71         DIN2 : in std_logic_vector(6 downto 0);
72         DIN1 : in std_logic_vector(6 downto 0);
73         DOUT : out std_logic_vector(6 downto 0);
74         DIG2 : out std_logic;
75         DIG1 : out std_logic
76     );
77
78     end component;
79
80     component input_mux is port(
81         switcher : in std_logic;
82         desired : in std_logic_vector(3 downto 0);
83         current : in std_logic_vector(3 downto 0);
84         output_hex : out std_logic_vector(3 downto 0)
85     );
86
87     end component;
88
89     component Mealy_SM port
90     (
91         clk_input, rst_n, X_Press, Y_Press, X_EQ, X_GT, X_LT, Y_EQ, Y_GT, Y_LT, ExtenderOut : IN std_logic;
92         Error, Extender_Enable, Xcount_Up, Xcount_Enable, Ycount_Up, Ycount_Enable : OUT std_logic
93     );
94
95     component Moore1 port
96     (
97         clk_input, rst_n, Extender_Enable, Toggle : IN std_logic;
98         Extender_Out, Shift_Enable, Grappler_Enable, up : OUT std_logic
99     );
100
101     end component;
```

```

101 component Moore2 port
102 (
103     clk_input, rst_n, Grappler_Enable, Toggle           : IN std_logic;
104     isClosed                                             : OUT std_logic
105 );
106 end component;
107
108
109 signal curposX : std_logic_vector(3 downto 0); --Current X Position
110 signal curposY : std_logic_vector(3 downto 0); --Current Y Position
111 signal x_eq, x_gt, x_lt : std_logic;          -- Comparator results in X, ex. x_gt means desired is greater than current position
112 signal y_eq, y_gt, y_lt : std_logic;          -- Comparator results in Y, ex. y_gt means desired is greater than current position
113 signal extenderpos : std_logic_vector(3 downto 0); -- Extender Position
114 signal extend_out : std_logic;                -- Extender Out
115 signal extend_enable : std_logic;             -- Signal that enables extender
116 signal xcountup, ycountup : std_logic;        -- Whether or not to increase/decrease x/y position
117 signal xcountEN, ycountEN : std_logic;        -- enable counter
118 signal shiftEN, grapplerEN, shiftup : std_logic; -- signals for the grappler and extender
119
120
121 signal desposX : std_logic_vector(3 downto 0); --Desired X Position
122 signal desposY : std_logic_vector(3 downto 0); --Desired Y Position
123
124 signal outX : std_logic_vector(3 downto 0);    --Seg 7 display for X
125 signal outY : std_logic_vector(3 downto 0);    --Seg 7 display for Y
126
127 signal seg7_A : std_logic_vector(6 downto 0); -- right digit
128 signal seg7_B : std_logic_vector(6 downto 0); -- left digit
129
130 signal ERROR : std_logic;                      -- Error State
131
132
133 BEGIN
134
135 INST1: Mealy_SM port map(Main_clk, rst_n, pb(3), pb(2), x_eq, x_gt, x_lt, y_eq, y_gt, y_lt, extend_out, ERROR, extend_enable, xcountup, xcountEN, ycountup, ycountEN);
136 INST2: Moore1 port map(Main_clk, rst_n, extend_enable, not pb(1), extend_out, shiftEN, grapplerEN, shiftup);
137 INST3: Comp4 port map(desposX, curposX, x_gt, x_eq, x_lt);
138 INST4: Comp4 port map(desposY, curposY, y_gt, y_eq, y_lt);
139 INST5: Bin_counter4bit port map(Main_clk, rst_n, xcountEN, xcountup, curposX);
140 INST6: Bin_counter4bit port map(Main_clk, rst_n, ycountEN, ycountup, curposY);
141 INST7: Bidir_shift_reg port map(Main_clk, rst_n, shiftEN, shiftup, extenderPos);
142
143 desposX <= sw(7 downto 4);
144 desposY <= sw(3 downto 0);
145
146
147 INST8: SevenSegment port map(outX, Main_clk, ERROR, seg7_A);
148 INST9: SevenSegment port map(outY, Main_clk, ERROR, seg7_B);
149
150 INST10: input_mux port map (pb(3), desposX, curposX, outX);

```

```

153 INST12: segment7_mux port map(clkin_50, seg7_A, seg7_B, seg7_data, seg7_char1, seg7_char2);
154
155 leds(7 downto 4) <= extenderpos;
156 leds(0) <= ERROR;
157 leds(2) <= x_eq;
158 leds(1) <= y_eq;
159
160 INST13: Moore2 port map(Main_clk, rst_n, grapplerEN, Not pb(0), leds(3));
161
162 -- CLOCKING GENERATOR WHICH DIVIDES THE INPUT CLOCK DOWN TO A LOWER FREQUENCY
163
164 BinCLK: PROCESS(clkin_50, rst_n) is
165 BEGIN
166     IF (rising_edge(clkin_50)) THEN -- binary counter increments on rising clock edge
167         bin_counter <= bin_counter + 1;
168     END IF;
169 END PROCESS;
170
171 Clock_Source:
172 Main_clk <=
173     clkin_50 when sim = TRUE else          -- for simulations only
174     std_logic(bin_counter(23));            -- for real FPGA operation
175
176 -----
177
178 END SimpleCircuit;

```

Difference Between Mealy and Moore State Machine:

In a Moore State Machine the outputs are only dependent on the current state, whereas in a Mealy State Machine the outputs are dependent on current state and the inputs. In a Moore the output equations consist of 1s and 0s only. Also Moore state machines are quite simple in logic, but usually contain more states, whereas a Mealy is complex in logic but contains less states. So in a Mealy State Machine the output equations consist of Boolean logic, 1s and 0s.


Mealy State Machine:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  Entity Mealy_SM IS Port
6  (
7      clk_input, rst_n, X_Press, Y_Press, X_EQ, X_GT, X_LT, Y_EQ, Y_GT, Y_LT, Extenderout      : IN std_logic;
8      Error, Extender_Enable, XCount_Up, XCount_Enable, YCount_Up, YCount_Enable           : OUT std_logic;
9  );
10 END ENTITY;
11
12
13 Architecture SM of Mealy_SM is
14
15
16
17     TYPE STATE_NAMES IS (Not_moving, Moving, Extender_Out, Error_State);    -- list all the potential states
18
19
20     SIGNAL current_state, next_state    : STATE_NAMES;    -- signals of type STATE_NAMES
21     SIGNAL X_Motion, Y_Motion          : std_logic;    -- Signals to determine whether or not we are moving in the x and/or y direction
22
23
24 BEGIN
25
26     X_Motion <= (NOT X_Press) AND (NOT X_EQ);
27     Y_Motion <= (NOT Y_Press) AND (NOT Y_EQ);
28
29
30     -----
31     --State Machine:
32     -----
33
34     -- REGISTER_LOGIC PROCESS:
35
36 Register_Section: PROCESS (clk_input, rst_n, next_state) -- this process synchronizes the activity to a clock
37 BEGIN
38     IF (rst_n = '0') THEN
39         current_state <= Not_moving; --Initial state is not moving
40     ELSIF(rising_edge(clk_input)) THEN
41         current_state <= next_state;
42     END IF;
43 END PROCESS;
44
45 Transition_Section: PROCESS (X_Motion, Y_Motion, X_EQ, X_GT, X_LT, Y_EQ, Y_GT, Y_LT, Extenderout, current_state)
46
47 BEGIN
48     CASE current_state IS
49         WHEN Not_moving =>
50             --When in Not_moving, next state is Not_moving if no x and y motion is present, goes to
51             -- Extender_Out if extender is out, else goes to Moving
52             IF(Extenderout = '1') THEN
53                 next_state <= Extender_Out;
54             ELSIF(X_Motion = '0' AND Y_Motion = '0' AND Extenderout = '0') THEN
55                 next_state <= Not_moving;
56             ELSE
57                 next_state <= Moving;
58             End if;
59
60         WHEN Moving =>
61             --When in Moving next state is Not_moving if no x and y motion is present, if extender is out goes to
62             --Error_State else stays in Moving
63             IF(Extenderout = '1') THEN
64                 next_state <= Error_State;
65             ELSIF(X_Motion = '0' AND Y_Motion = '0' AND Extenderout = '0') THEN
66                 next_state <= Not_moving;
67             ELSE
68                 next_state <= Moving;
69             End if;
70
71         WHEN Extender_Out =>
72             --when in Extender_Out, stay in Extender_Out if we are not moving and extender is still out, go to
73             --Not_Moving if extender is no longer out and not moving, go to Moving if extender is
74             --out and moving in x or y, else Error_State
75             IF(Extenderout = '1' AND X_Motion = '0' AND Y_Motion = '0') THEN
76                 next_state <= Extender_Out;
77             ELSIF(X_Motion = '0' AND Y_Motion = '0' AND Extenderout = '0') THEN
78                 next_state <= Not_moving;
79             ELSIF((X_MOTION = '1' OR Y_Motion = '1') AND Extenderout = '0') Then
80                 next_state <= Moving;
81             ELSE
82                 next_state <= Error_State;
83             End if;
84
85         WHEN Error_State =>
86             --When in Error_State, stay in Error_State if extender is out, go to Not_moving if no motion in x and
87             --y direction and extender is not out, else go to moving
88             IF(Extenderout = '1') THEN
89                 next_state <= Error_State;
90             ELSIF(X_Motion = '0' AND Y_Motion = '0' AND Extenderout = '0') THEN
91                 next_state <= Not_moving;
92             ELSE
93                 next_state <= Moving;
94             End if;
95     END CASE;
96 END PROCESS;
```

```

88
89 Decoder_Section: PROCESS (X_Motion, Y_Motion, X_EQ, X_GT, X_LT, Y_EQ, Y_GT, Y_LT, ExtenderOut, current_state)
90
91 BEGIN
92     CASE current_state IS
93     WHEN Not_moving =>
94         Error <= '0';
95         Extender_Enable <= (X_EQ AND Y_EQ);
96         XCount_Up <= X_GT;
97         XCount_Enable <= '0';
98
99         YCount_Up <= Y_GT;
100        YCount_Enable <= '0';
101
102     WHEN Moving =>
103         Error <= ExtenderOut;
104         Extender_Enable <= (NOT ExtenderOut) AND (X_EQ AND Y_EQ);
105         XCount_Up <= X_GT;
106         XCount_Enable <= NOT X_EQ;
107
108         YCount_Up <= Y_GT;
109         YCount_Enable <= NOT Y_EQ;
110
111     WHEN Extender_Out =>
112         Error <= (X_MOTION OR Y_Motion) AND ExtenderOut;
113         Extender_Enable <= '1';
114
115         XCount_Up <= '0';
116         XCount_Enable <= '0';
117
118         YCount_Up <= '0';
119         YCount_Enable <= '0';
120
121     WHEN Error_State =>
122         Error <= ExtenderOut;
123         Extender_Enable <= '1';
124
125         XCount_Up <= '0';
126         XCount_Enable <= '0';
127
128         YCount_Up <= '0';
129         YCount_Enable <= '0';
130
131     END CASE;
132 END PROCESS;
133
134 END ARCHITECTURE SM;

```



Extender State Machine (Moore 1):

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  Entity Moore1 IS Port
6  (
7    clk_input, rst_n, Extender_Enable, Toggle           : IN std_logic;
8    Extender_Out, Shift_Enable, Grappler_Enable, up      : OUT std_logic
9  );
10 END ENTITY;
11
12
13 Architecture SM of Moore1 is
14
15
16     TYPE STATE_NAMES IS (Start, Retracted, Extending1, Extending2, Extending3, Fully_Extended, Retracting3, Retracting2, Retracting1, Post); -- all the states
17     SIGNAL current_state, next_state : STATE_NAMES; -- signals of type STATE_NAMES
18
19
20
21 BEGIN
22
23     -----
24     --State Machine:
25     -----
26
27     -- REGISTER LOGIC PROCESS:
28
29 Register_Section: PROCESS (clk_input, rst_n, next_state) -- this process synchronizes the activity to a clock
30 BEGIN
31     IF (rst_n = '0') THEN
32         current_state <= Start; --Initial State should always be Start
33     ELSIF(rising_edge(clk_input)) THEN
34         current_state <= next_state;
35     END IF;
36 END PROCESS;
37
38
39
40
41 -- TRANSITION LOGIC PROCESS
42
43 Transition_Section: PROCESS (Extender_Enable, Toggle, current_state)
44 BEGIN
45     CASE current_state IS
46         WHEN Start =>
47             IF (Toggle = '1' AND Extender_Enable = '1') THEN -- Next State is retracted if extender enable is true and push button is pressed else stay in Start
48                 next_state <= Retracted;
49             ELSE
50                 next_state <= Start;
51             END IF;
52
53         WHEN Retracted =>
54             next_state <= Extending1;
55
56         WHEN Extending1 =>
57             next_state <= Extending2;
58
59         WHEN Extending2 =>
60             next_state <= Extending3;
61
62         WHEN Extending3 =>
63             next_state <= Fully_Extended;
64
65         WHEN Fully_Extended =>
66             IF (Toggle = '1' AND Extender_Enable = '1') THEN --Next State is Retracting3 if pushbutton is pressed and extender enable is true
67                 next_state <= Retracting3;
68             ELSE
69                 next_state <= Fully_Extended;
70             END IF;
71
72         WHEN Retracting3 =>
73             next_state <= Retracting2;
74
75         WHEN Retracting2 =>
76             next_state <= Retracting1;
77
78         WHEN Retracting1 =>
79             next_state <= Post;
80
81         WHEN POST =>
82             next_state <= Start;
83
84     END CASE;
85 END PROCESS;
```

```

87
88 -- DECODER SECTION PROCESS
89
90 Decoder_Section: PROCESS (Extender_Enable, Toggle, current_state)
91
92 BEGIN
93     CASE current_state IS
94
95         WHEN Start => --Don't change posotions in start state
96             Shift_Enable <= '0';
97             Grappler_Enable <= '0';
98             Extender_Out <= '0';
99             Up <= '1';
100
101         WHEN Retracted => --Begin counting up
102             Shift_Enable <= '1';
103             Grappler_Enable <= '0';
104             Extender_Out <= '1';
105             Up <= '1';
106
107         WHEN Extending1 =>
108             Shift_Enable <= '1';
109             Grappler_Enable <= '0';
110             Extender_Out <= '1';
111             Up <= '1';
112
113         WHEN Extending2 =>
114             Shift_Enable <= '1';
115             Grappler_Enable <= '0';
116             Extender_Out <= '1';
117             Up <= '1';
118
119         WHEN Extending3 =>
120             Shift_Enable <= '1';
121             Grappler_Enable <= '0';
122             Extender_Out <= '1';
123             Up <= '1';
124
125         WHEN Fully_Extended => --Stop counting when fully extended
126             Shift_Enable <= '0';
127             Grappler_Enable <= '1';
128             Extender_Out <= '1';
129             Up <= '0';
130
131         WHEN Retracting3 => --Start counting down
132             Shift_Enable <= '1';
133             Grappler_Enable <= '0';
134             Extender_Out <= '1';
135             Up <= '0';
136
137         WHEN Retracting2 =>
138             Shift_Enable <= '1';
139             Grappler_Enable <= '0';
140             Extender_Out <= '1';
141             Up <= '0';
142
143         WHEN Retracting1 =>
144             Shift_Enable <= '1';
145             Grappler_Enable <= '0';
146             Extender_Out <= '1';
147             Up <= '0';
148
149         WHEN Post =>
150             Shift_Enable <= '1';
151             Grappler_Enable <= '0';
152             Extender_Out <= '0';
153             Up <= '0';
154
155     END CASE;
156 END PROCESS;
157
158 END ARCHITECTURE SM;
159

```


Output is Grappler_EN

Output is Extender_Out

Output is Shift_EN

Output is Shift_Up (0 when shift down)

Output is zero unless otherwise stated




Grapppler State Machine (Moore 2):

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  Entity Moore2 IS Port
6  (
7      clk_input, rst_n, Grapppler_Enable, Toggle                : IN std_logic;
8      isClosed                                                    : OUT std_logic
9  );
10 END ENTITY;
11
12
13 Architecture SM of Moore2 is
14
15
16
17     TYPE STATE_NAMES IS (opened, closed);    -- all STATE_NAMES
18
19
20     SIGNAL current_state, next_state    : STATE_NAMES;    -- signals of type STATE_NAMES
21
22
23 BEGIN
24
25     -----
26     --State Machine:
27     -----
28
29     -- REGISTER_LOGIC PROCESS:
30
31     Register_Section: PROCESS (clk_input, rst_n, next_state) -- this process synchronizes the activity to a clock
32     BEGIN
33         IF (rst_n = '0') THEN
34             current_state <= opened; --Initial state is opened
35         ELSIF(rising_edge(clk_input)) THEN
36             current_state <= next_state;
37         END IF;
38     END PROCESS;
39
40     -- TRANSITION LOGIC PROCESS
41
42     Transition_Section: PROCESS (Grapppler_Enable, Toggle, current_state)
43
44     BEGIN
45         CASE current_state IS
46             WHEN opened => --If pushbutton is pressed and grapppler enabled next state is closed, else opened
47                 IF(Toggle = '1' AND Grapppler_Enable = '1') THEN
48                     next_state <= closed;
49                 ELSE
50                     next_state <= opened;
51                 END IF;
52             when closed => --If pushbutton is pressed and grapppler enabled next state is opened, else closed
53                 IF(Toggle = '1' AND Grapppler_Enable = '1') THEN
54                     next_state <= opened;
55                 ELSE
56                     next_state <= closed;
57                 END IF;
58             END CASE;
59         END PROCESS;
60
61     -- DECODER SECTION PROCESS
62
63     Decoder_Section: PROCESS (Grapppler_Enable, Toggle, current_state)
64     BEGIN
65         CASE current_state IS
66             WHEN opened =>
67                 isClosed <= '0';
68             when closed =>
69                 isClosed <= '1';
70             END CASE;
71         END PROCESS;
72
73     END ARCHITECTURE SM;
74
75
76
77
78
79
80

```




State Machine was not generated by
Quartus, so we made it in paint

Seven Segment (For Error State – Flashing):

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  -----
6  -- 7-segment display driver. It displays a 4-bit number on a 7-segment
7  -- This is created as an entity so that it can be reused many times easily
8  --
9
10 entity SevenSegment is port (
11     hex          : in std_logic_vector(3 downto 0);  -- The 4 bit data to be displayed
12     clk, flash    : in std_logic;
13     sevensseg     : out std_logic_vector(6 downto 0)  -- 7-bit outputs to a 7-segment
14 );
15 end SevenSegment;
16
17 architecture Behavioral of SevenSegment is
18
19     --
20     -- The following statements convert a 4-bit input, called dataIn to a pattern of 7 bits
21     -- The segment turns on when it is '1' otherwise '0'
22     --
23
24     signal blinker          : std_logic_vector(6 downto 0); --"filter"
25     signal sevensseghelper  : std_logic_vector(6 downto 0); --intended output
26     signal flash_notclock   : std_logic;                    --conditon to flash digits in error state
27
28 begin
29
30     flash_notclock <= flash AND (NOT clk);  --Determine if we should flash screen or not
31
32     WITH flash_notclock select  --Determine filter
33         blinker <= "0000000" when '1',
34                 "1111111" when others;
35
36
37     with hex select
38         sevensseghelper
39             --GFEDCBA          3210          -- data in
40             <= "0111111" when "0000",  -- [0]
41             "0000110" when "0001",  -- [1]
42             "1011011" when "0010",  -- [2]
43             "1001111" when "0011",  -- [3]
44             "1100110" when "0100",  -- [4]
45             "1101101" when "0101",  -- [5]
46             "1111101" when "0110",  -- [6]
47             "0000111" when "0111",  -- [7]
48             "1111111" when "1000",  -- [8]
49             "1100111" when "1001",  -- [9]
50             "1110111" when "1010",  -- [A]
51             "1111100" when "1011",  -- [b]
52             "1011000" when "1100",  -- [c]
53             "1011110" when "1101",  -- [d]
54             "1111001" when "1110",  -- [E]
55             "1110001" when "1111",  -- [F]
56             "0000000" when others;  -- [ ]
57
58     --Apply filter by anding each bit with the intended output with each bit of blinker
59     sevensseg(0) <= blinker(0) AND sevensseghelper(0);
60     sevensseg(1) <= blinker(1) AND sevensseghelper(1);
61     sevensseg(2) <= blinker(2) AND sevensseghelper(2);
62     sevensseg(3) <= blinker(3) AND sevensseghelper(3);
63     sevensseg(4) <= blinker(4) AND sevensseghelper(4);
64     sevensseg(5) <= blinker(5) AND sevensseghelper(5);
65     sevensseg(6) <= blinker(6) AND sevensseghelper(6);
66
67 end architecture Behavioral;
68

```



4 Bit Counter:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  Entity Bin_Counter4bit is port
6  (
7      Main_clk          : in std_logic := '0';
8      rst_n             : in std_logic := '0';
9      clk_en            : in std_logic := '0';
10     up1_down0          : in std_logic := '0';
11     counter_bits       : out std_logic_vector(3 downto 0)
12 );
13 end Entity;
14
15 ARCHITECTURE one OF Bin_Counter4bit IS
16
17     signal ud_bin_counter : UNSIGNED(3 downto 0);
18
19 BEGIN
20
21     process (Main_clk, rst_n, up1_down0) is
22     begin
23         if (rst_n = '0') then
24             ud_bin_counter <= "0000";
25
26         elsif (rising_edge(Main_clk)) then
27
28             if(( up1_down0 = '1') AND (clk_en = '1')) then
29                 ud_bin_counter <= (ud_bin_counter + 1);
30             elsif (( up1_down0 = '0') AND (clk_en = '1')) then
31                 ud_bin_counter <= (ud_bin_counter -1);
32             end if;
33
34         end if;
35
36         counter_bits <= std_logic_vector(ud_bin_counter);
37
38     end process;
39 end one;
40
41
42
43
44
```


4 Bit Shift Register:

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.numeric_std.ALL;
4
5
6  Entity Bidir_shift_reg is port
7  (
8
9      CLK                : in std_logic := '0';
10     RESET_n            : in std_logic := '0';
11     CLK_EN             : in std_logic := '0';
12     LEFT0_RIGHT1       : in std_logic := '0';
13     REG_BITS           : out std_logic_vector(3 downto 0)
14 );
15 end Entity;
16
17 ARCHITECTURE one OF Bidir_shift_reg IS
18
19     signal sreg         : std_logic_vector(3 downto 0);
20
21
22 Begin
23
24 process (CLK, RESET_n, CLK_EN, LEFT0_RIGHT1) is
25 begin
26
27     if (RESET_n = '0') then
28         sreg <= "0000";
29
30     elsif(rising_edge(CLK) AND (CLK_EN = '1')) then
31
32         if (LEFT0_RIGHT1 = '1') then
33
34             sreg (3 downto 0) <= '1' & sreg(3 downto 1);
35
36         elsif(LEFT0_RIGHT1 = '0') then
37
38             sreg (3 downto 0) <= sreg(2 downto 0) & '0';
39
40         end if;
41     end if;
42     REG_BITS <= sreg;
43
44 end process;
45
46
47 END one;
```


Input Mux:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity input_mux is
5  port(
6      |
7      |   switcher : in std_logic;
8      |   desired   : in std_logic_vector(3 downto 0);
9      |   current   : in std_logic_vector(3 downto 0);
10     |   output_hex : out std_logic_vector(3 downto 0)
11     );
12
13     end entity input_mux;
14
15     architecture mux_logic of input_mux is
16     |
17     |   begin
18     |   |
19     |   |   with switcher select
20     |   |   |   output_hex <= current when '0',
21     |   |   |   |   desired when '1';
22     |   |
23     |   |
24     |   |   end mux_logic;
25     |
26     |
```


Simulations for Shift Register:



Simulations for Counter:



Fitter Report:

Fitter Resource Utilization by Entity				
	Compilation Hierarchy Node	Logic Cells	Dedicated Logic Registers	I/O Registers
1	▼ [LogicalStep_Lab4_top]	107 (25)	51 (24)	0 (0)
1	[Bidir_shift_reg:INST7]	4 (4)	4 (4)	0 (0)
2	[Bin_Counter4bit:INST5]	10 (10)	4 (4)	0 (0)
3	[Bin_Counter4bit:INST6]	10 (10)	4 (4)	0 (0)
4	[Comp4:INST3]	2 (2)	0 (0)	0 (0)
5	[Comp4:INST4]	2 (2)	0 (0)	0 (0)
6	[Mealy_SM:INST1]	9 (9)	4 (4)	0 (0)
7	[Moore1:INST2]	15 (15)	10 (10)	0 (0)
8	[Moore2:INST13]	1 (1)	1 (1)	0 (0)
9	[SevenSegment:INST8]	7 (7)	0 (0)	0 (0)
10	[SevenSegment:INST9]	8 (8)	0 (0)	0 (0)
11	[input_mux:INST10]	4 (4)	0 (0)	0 (0)
12	[input_mux:INST11]	4 (4)	0 (0)	0 (0)
13	[segment7_mux:INST12]	7 (7)	0 (0)	0 (0)