8-bit Shift Register

Project Report

Submitted To:

Dr. Awais M. Kamboh


Submitted By:

Haris Suhail Uzair Akbar Moeez Akmal

Dated: May 23, 2016

DELIVERABLES:


Schematic of DFFR cells:




Post Layout Simulation:

Timing Delays:


Propagation Delay Low to High (tpLH=1.578ns)




Propagation Delay (tpHL 1.7621ns)



Setup time for Rising edge(589.4ps)









LVS RESULTS OF DFFR:

SCHEMATICS OF 4X1 MUX:



LAYOUT OF 4X1 MUX:



LVS OF 4X1 MUX:


```
8(#)SCDS: LVS.exe version 5.1.0 06/20/2007 02:10 (cich03) $

Command line: /usr/Gadence/tools lng86/dfIf/bin/32bit/LVS.exe -dir /home/avlsi9/Group9_n/LVS -l -s -t /home/avlsi9/Group9_n/LVS/layout /home/avlsi9/Group9_n/LVS/schematic like matching is emabled.


Net-list summany for /home/avlsi9/Group9_n/LVS/layout/netlist control like sets and long as a correspondence points.

Net-list summany for /home/avlsi9/Group9_n/LVS/layout/netlist control like sets and lik
```

SCHEMATICS OF 8 BIT SHIFT REGISTER:



LAYOUT OF 8 BIT SHIFT REGISTER:




```
LVS OF 8 BIT SHIFT REGISTER:
@(#)$CDS: LVS.exe version 5.1.0 06/20/2007 02:10 (cicln03) $
  Command line: /usr/Cadence/tools.lnx86/dfII/bin/32bit/LVS.exe -dir /home/avlsi9/Group9 n/LVS -l -s -t /home/avlsi9/Group9 n/LVS/layout /home/avlsi9/Group9 n/LVS/schemat
Like matching is enabled.
Net swapping is enabled.
Using terminal names as correspondence points.
       Net-list summary for /home/avlsi9/Group9_n/LVS/layout/netlist
                                     nets
terminals
                                      pmos
nmos
             214
       Net-list summary for /home/avlsi9/Group9_n/LWS/schematic/netlist
            221
33
214
214
214
                                     nets
terminals
                                     pmos
nmos
       Terminal correspondence points
                      N19
N33
N15
N30
N2
N23
N9
N12
                                     CLK
DO
                                     D1
D2
D3
D4
D5
D6
D7
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q80
Q81
                      N20
N42
                      N26
N13
N17
N27
N14
N8
N4
N43
       N180
                      N6
N28
N11
N24
N18
       N122
N148
                                      QB2
QB3
      N7
N41
N75
     N171
N159
N50
N107
N149
                   N5
N38
N32
N37
N34
N25
N21
N7
N1
Devices in the netlist but not in the rules:
pcapacitor
Devices in the rules but not in the netlist:
nfet pfet nmos4 pmos4 cap
The net-lists match.
                                      layout schematic
instances
0 0
0 0
          un-matched
rewired
size errors
prumed
active
total
           un-matched
merged
pruned
active
total
                                           terminals
           un-matched
matched but
different type
total
                                          0
33
Probe files from /home/avlsi9/Group9 n/LVS/schematic
```


Truth Table for Shift Register:

S2	S1	S0	Function	Delay (ns)
0	0	Х	Parallel Load	2.489
0	1	0	Shift Right	2.5185
0	1	1	Rotate Right	2.7024
1	0	0	Shift Left	2.412
1	O	1	Rotate Left	2.7231
1	1	Х	Set (data output bit go to 1)	2.532
Х	Х	Χ	Reset (When Reset =1, all data output goes to zero)	


Delay for State 000:




Delay for State 010:




Delay for State 011:




Delay for State 100:



Delay for State 101:




Delay for State 110:





POWER MEASUREMENT:

Static Power:




Transient Power/ Dynamic Power:







Peak Power: (0.0124)



Energy Consumption:


For $T=0 \rightarrow 1.5us =>4.25414E-10$






Extra Credit:


SCHEMATICS OF COUNTER:




SIMULATION RESULTS OF COUNTER:




SCHEMATICS OF 2X1 MUX:




SYMBOL OF 2X1 MUX:




Simulation of Schematics of MUX 2x1:



Post Layout (Extracted) Simulation of MUX 2x1: Translent Response



LAYOUT OF 2X1 MUX:



Widths of NMOS = 1.500

Widths of PMOS = 2.250

LVS OF 2X1 MUX:

```
@(#)$CDS: LVS.exe version 5.1.0 06/20/2007 02:10 (cicln03) $
Command line: /usr/Cadence/tools.lnx86/dfII/bin/32bit/LVS.exe -dir /home/avlsi9/Group9_n/LVS -1 -s -t /home/avlsi9/Grou
Like matching is enabled.
Net swapping is enabled.
Using terminal names as correspondence points.
    Net-list summary for /home/avlsi9/Group9_n/LVS/layout/netlist
       count
                         nets
        6
                         terminals
                         pmos
        3
                         nmos
    Net-list summary for /home/avlsi9/Group9_n/LVS/schematic/netlist
       count
                         nets
        6
                         terminals
        3
                         pmos
                         nmos
    Terminal correspondence points
                         A1
              N2
    N2
                         qnd!
    NЗ
              N4
                         vdd!
Devices in the netlist but not in the rules:
        pcapacitor
Devices in the rules but not in the netlist:
        nfet pfet nmos4 pmos4 cap
The net-lists match.
                              layout schematic
```

LVS OF Transmission Gate:

```
@(#)$CDS: LVS.exe version 5.1.0 06/20/2007 02:10 (cicln03) $
Command line: /usr/Cadence/tools.lnx86/dfII/bin/32bit/LVS.exe -dir /home/avlsi9/Group9_n/LVS -l -s -t /home/avlsi9/Group9_n/LVS/layout /home/avlsi9/Group9_n/LVS/schematic Like matching is enabled.

Net swapping is enabled.

Using terminal names as correspondence points.
     Net-list summary for /home/avlsi9/Group9_n/LVS/layout/netlist
                               nets
terminals
pmos
nmos
     Net-list summary for /home/avlsi9/Group9_n/LVS/schematic/netlist
                             nets
terminals
pmos
nmos
     Terminal correspondence points N2 N6 X N5 N7 out
 Devices in the netlist but not in the rules
pcapacitor
Devices in the rules but not in the netlist:
nfet pfet nmos4 pmos4 cap
The net-lists match.
                                     layout schematic
                                      instances
0 0
0 0
          un-matched
          rewired
size errors
pruned
                                  nets
0
          un-matched
```

Discussion Topics:

Q1.) Is the DFFR a positive-edge-triggered for negative-edge-triggered FF? Briefly describe the hold time for a d-type flip flop and estimate its value.

The DFFR that was used in LAB was positive edge triggered. Hold time is the time after the clock edge has occurred for which the data on register input must not change. Mux based DFFR has zero hold time. In Mux based DFFR, the input D on MUX based negative latch doesn't change when positive clock edge has occurred. i.e. the first mux is holding the value. Thus no hold time exists.

Q2.) Briefly define two of the rules for multi-cell layouts that you feel are most important.

- 1. VDD and ground are used in a fashion that they are common for two rows. To accomplish this, we can label each VDD and ground individually and join these using virtual connections. In this way single rail is not needed in cells.
- 2. It is preferable to have VDD/ground within a cell physically joined together. This requires the knowledge if high level hierarchy.

Q3.) Briefly discuss the worst-case function of the shift register. Is it what you expected? Why or why not? Worst case function of shift register is rotate left/right. This is same as what we expected because the values require the longest path for rotation in any of rotate operation whether left or right.

Q4.) Briefly discuss the pros and cons of the asynchronous counter verses a synchronous counter.

- Asynchronous counter: Asynchronous counter is a serial counter i.e. the input signal is applied to the clock input of the first FF, and the output of each FF is connected directly to the clock input of the next.
- Synchronous counter: Synchronous counters are parallel counters since all flip-flops are controlled by a common clock. Logic gates between each stage of the circuit control dataflow from stage to stage so that the desired count behaviour is realized.

The pros and cons are as shown in the table:

	Asynchronous	Synchronous
Circuit	The logic circuit of this type of counters is simple to design and we feed output of one FF to clock of next FF	The circuit diagram for type of counter becomes difficult as number of states increase in the counter
Propagation Time	Propagation time delay of this type of counter is: Tp = N * (Delay of 1 FF) which is quiet high N is number of FFS	Propagation time delay of this type of counter is: Tp = (Delay of 1 FF)
Maximum operating frequency	And hence operating frequency is Low	And hence operating frequency is Higher

Q5.) A 2:1 MUX could be implemented with 2 AND logic gates and 1 NOR logic gate. How many transistors would this require for a CMOS implementation? Compare this to the number of transistors required for the transmission gate implementation.						
Single AND/OR gate is implemented by six transistors. Thus a mux requires AND gates, one OR gate and one NOT gate. Which makes a total of 20 transistor. For CMOS implementation we need 4 transistor of Pull Up logic and 4 resistor for pull down and 2 for not gate. Thus for CMOS implementation a total of 10transistors are required. While when using transmission gate, total of 6 transistors are required. (4 for transmission gate, 2 for NOT gate).						
Q6.) What layout widths (as defined in Lab 2) did you achieve for the MUX21? In 2 to 1 MUX the acquired width in design is 12um. While PMOS width is 2.25um and NMOS width is 1.5um						