

Preview - temp_summary.pdf

Resource Usage Report for Ripple Carry Adder

Resource Usage Analysis for ripple_carry_adder

Parameter Value: 1

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_
ripple_carry_adder	5	3	8	5	1	8	2	2	0	2	1	2	2
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1
full_adder	4	2	4	4	0	4	1	1	0	0	0	1	1
ripple_carry_adder	8	2	6	5	2	10	4	4	2	0	2	4	4
ripple_carry_adder -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2

Parameter Value: 2

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_
adder	5	3	8	5	1	8	2	2	0	2	1	2	2
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1
adder	4	2	4	4	0	4	1	1	0	0	0	1	1
4bit_adder	8	2	6	5	2	10	6	6	3	0	3	6	6
adder -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2

Parameter Value: 3

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_
adder	5	3	8	5	1	8	2	2	0	2	1	2	2
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1
adder	4	2	4	4	0	4	1	1	0	0	0	1	1
4bit_adder	8	2	6	5	2	10	8	8	4	0	4	8	8
adder -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2

Parameter Value: 4

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_
adder	5	3	8	5	1	8	2	2	0	2	1	2	2
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1
adder	4	2	4	4	0	4	1	1	0	0	0	1	1
4bit_adder	8	2	6	5	2	10	10	10	5	0	5	10	10
adder -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2

Parameter Value: 5

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_
adder	5	3	8	5	1	8	2	2	0	2	1	2	2
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1
adder	4	2	4	4	0	4	1	1	0	0	0	1	1
4bit_adder	8	2	6	5	2	10	12	12	6	0	6	12	12
adder -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2

Parameter Value: 6

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_
adder	5	3	8	5	1	8	2	2	0	2	1	2	2
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1
adder	4	2	4	4	0	4	1	1	0	0	0	1	1
4bit_adder	8	2	6	5	2	10	14	14	7	0	7	14	14
adder -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2

Parameter Value: 7

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_
adder	5	3	8	5	1	8	2	2	0	2	1	2	2
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1
adder	4	2	4	4	0	4	1	1	0	0	0	1	1
4bit_adder	8	2	6	5	2	10	16	16	8	0	8	16	16
adder -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2

Parameter Value: 8

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_\$	\$_AND_\$	full_adder	half_adder	\$_OR_\$	\$_XOR_\$	\$_AND_\$
adder	5	3	8	5	1	8	2	2	0	2	1	2	2
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1
adder	4	2	4	4	0	4	1	1	0	0	0	1	1
4bit_adder	8	2	6	5	2	10	18	18	9	0	9	18	18
adder -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2