

**Preview - temp\_summary.pdf**

**Resource Usage Report for carry\_save\_adder\_l2**

**Parameter Value: 1**

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_	\$_OR_
carry_save_adder_l2	40	8	5	5	2	40	16	16	8	0	8	16	16	8
carry_save_adder_l2 -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder -> half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0

**Parameter Value: 2**

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_	\$_OR_
carry_save_adder_l2	40	8	5	5	2	40	16	16	8	0	8	16	16	8
carry_save_adder_l2 -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder -> half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0

**Parameter Value: 3**

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_	\$_OR_
carry_save_adder_l2	40	8	5	5	2	40	16	16	8	0	8	16	16	8
carry_save_adder_l2 -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder -> half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0

**Parameter Value: 4**

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_	\$_OR_
carry_save_adder_l2	40	8	5	5	2	40	16	16	8	0	8	16	16	8
carry_save_adder_l2 -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder -> half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0

Parameter Value: 5

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_	\$_OR_
carry_save_adder_l2	40	8	5	5	2	40	16	16	8	0	8	16	16	8
carry_save_adder_l2 -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder -> half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0

Parameter Value: 6

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_	\$_OR_
carry_save_adder_l2	40	8	5	5	2	40	16	16	8	0	8	16	16	8
carry_save_adder_l2 -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder -> half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0

Parameter Value: 7

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_	\$_OR_
carry_save_adder_l2	40	8	5	5	2	40	16	16	8	0	8	16	16	8
carry_save_adder_l2 -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder -> half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0

**Parameter Value: 8**

Module	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	\$_XOR_	\$_AND_	full_adder	half_adder	\$_OR_	\$_XOR_	\$_AND_	\$_OR_
carry_save_adder_l2	40	8	5	5	2	40	16	16	8	0	8	16	16	8
carry_save_adder_l2 -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder	5	3	8	5	1	8	2	2	0	2	1	2	2	1
full_adder -> half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	1	0