Preview - temp_summary.pdf

Resource Usage Report for Ripple Carry Adder

Resource Usage Analysis for ripple_carry_adder

Parameter Value: 1

ule	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	$_XOR_	$_AND_	full_adder	half_adder	$_OR_	$_XOR_	$
dder	5	3	8	5	1	8	2	2	0	2	1	2	
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	
dder	4	2	4	4	0	4	1	1	0	0	0	1	
y_adder	8	2	6	5	2	10	4	4	2	0	2	4	
er -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	

Parameter Value: 2

ule	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	$_XOR_	$_AND_	full_adder	half_adder	$_OR_	$_XOR_	$
dder	5	3	8	5	1	8	2	2	0	2	1	2	
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	
dder	4	2	4	4	0	4	1	1	0	0	0	1	
y_adder	8	2	6	5	2	10	6	6	3	0	3	6	
er -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	

Parameter Value: 3

ule	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	$_XOR_	$_AND_	full_adder	half_adder	$_OR_	$_XOR_	$
dder	5	3	8	5	1	8	2	2	0	2	1	2	
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	
dder	4	2	4	4	0	4	1	1	0	0	0	1	
y_adder	8	2	6	5	2	10	8	8	4	0	4	8	
er -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	

Parameter Value: 4

ule	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	$_XOR_	$_AND_	full_adder	half_adder	$_OR_	$_XOR_	$
dder	5	3	8	5	1	8	2	2	0	2	1	2	
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	
dder	4	2	4	4	0	4	1	1	0	0	0	1	
y_adder	8	2	6	5	2	10	10	10	5	0	5	10	
er -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	

Parameter Value: 5

ule	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	$_XOR_	$_AND_	full_adder	half_adder	$_OR_	$_XOR_	$
dder	5	3	8	5	1	8	2	2	0	2	1	2	
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	
dder	4	2	4	4	0	4	1	1	0	0	0	1	
y_adder	8	2	6	5	2	10	12	12	6	0	6	12	
er -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	

Parameter Value: 6

ule	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	$_XOR_	$_AND_	full_adder	half_adder	$_OR_	$_XOR_	$
dder	5	3	8	5	1	8	2	2	0	2	1	2	
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	
dder	4	2	4	4	0	4	1	1	0	0	0	1	
y_adder	8	2	6	5	2	10	14	14	7	0	7	14	
er -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	

Parameter Value: 7

ule	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	$_XOR_	$_AND_	full_adder	half_adder	$_OR_	$_XOR_	$
dder	5	3	8	5	1	8	2	2	0	2	1	2	
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	
dder	4	2	4	4	0	4	1	1	0	0	0	1	
y_adder	8	2	6	5	2	10	16	16	8	0	8	16	
er -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	

Parameter Value: 8

ule	port_bits	cell_count	wire_count	port_count	hierarchy_depth	wire_bits	$_XOR_	$_AND_	full_adder	half_adder	$_OR_	$_XOR_	$
dder	5	3	8	5	1	8	2	2	0	2	1	2	
half_adder	4	2	4	4	0	4	1	1	0	0	0	1	
dder	4	2	4	4	0	4	1	1	0	0	0	1	
y_adder	8	2	6	5	2	10	18	18	9	0	9	18	
er -> full_adder	5	3	8	5	1	8	2	2	0	2	1	2	