
Logisim: main of Untitled
File Edit Project Simulate Window Help
Untitled*
main
Wiring
Gates
NOT Gate
Buffer
AND Gate
OR Gate
NAND Gate
NOR Gate
XOR Gate
XNOR Gate
Odd Parity
Even Parity
Controlled Buffer
Controlled Inverter
Plexers
Pin
acing East
utput? No
ata Bits 1
hree-state? No
ull Behavior Unchanged
abel
abel Location West
abel Font SansSerif Plain 12
00%
87°F
Cloudy
ENG
IN
11:13
28-09-2022