


A

A



B

B

C

C

D


D

|   |                |              |
|---|----------------|--------------|
| Title <b>CRYNSINX VX100</b>                         |                |              |
| Size: A4  | Number:1       | Revision:1.0 |
| Date: 22.02.2020                                    | Time: 13:13:33 | Sheet 1 of 7 |
| File: D:\files\work\pcb\vx100\PCB_VX100\FPGA.SchDoc |                |              |




A

A



XC6SLX9-2TQG144C



XC6SLX9-2TQG144C

B

B

C

C





D

D



|   |                |              |
|---|----------------|--------------|
| Title <b>CRYNSIX VX100</b>                            |                |              |
| Size: A4  | Number:2       | Revision:1.0 |
| Date: 22.02.2020                                      | Time: 13:13:33 | Sheet2 of 7  |
| File: D:\files\work\pcb\vx100\PCB\vx100\1_FPGA.SchDoc |                |              |



# CONFIGURE SOURCE




WARNING! 330Ωm and Set in settings ISE Drive DONE




**D**

|  |                |               |
|--|----------------|---------------|
| Title <b>CRYNSINX VX100</b>                                    |                |               |
| Size: A4   | Number: 3      | Revision: 1.0 |
| Date: 22.02.2020   | Time: 13:13:33 | Sheet 3 of 7  |
| File: D:\files\work\pcb\vx100\PCB\vx100_2_Configuration.SchDoc |                |               |


# Mini-USB Connector




# USB-TO-UART



# DC-DC



# FPGA-PWR




|  |                |              |
|--|----------------|--------------|
| Title <b>CRYNSINX VX100</b>                          |                |              |
| Size: A4   | Number:4       | Revision:1.0 |
| Date: 22.02.2020                                     | Time: 13:13:34 | Sheet4 of 7  |
| File: D:\files\work\pcb\vx100\PCB\VX100\3_PWR.SchDoc |                |              |

**Altium**

A

A


## ЦАП 5-бит



B

B


## ЦАП 5-бит



C



C

## ЦАП 5-бит



D

D



|  |                |               |
|--|----------------|---------------|
| Title <b>CRYNSINX VX100</b>                          |                |               |
| Size: A4   | Number: 5      | Revision: 1.0 |
| Date: 22.02.2020                                     | Time: 13:13:34 | Sheet 5 of 7  |
| File: D:\files\work\pcb\vx100\PCB\VX100\4_VGA.SchDoc |                |               |

A

A

B


1

C

9







E

II



|   |                |              |
|---|----------------|--------------|
| Title <b>CRYNSINX VX100</b>               |                |              |
| Size: A4                                  | Number:6       | Revision:1.0 |
| Date: 22.02.2020                          | Time: 13:13:34 | Sheet 6 of 7 |
| File: D:\files\work\pcb\vx100\PCB\VX100\5 | SD.SchDoc      |              |

**Altium**



**Altium**