

# **GATE CSE NOTES**

by  
**Joyoshish Saha**



Downloaded from <https://gatetcsebyjs.github.io/>

With best wishes from Joyoshish Saha

\* Signal: A function that represents the variation of a physical quantity with respect to any parameter.

In Electronics, usually signal is variation of electrical quantity (current or voltage) with time.


If  $dI = 0$ , then  $I$  is not a signal; it's DC.

\* Transducer: Used to convert non-electrical signal to electrical signal.


Reverse Transducer: Used to convert electrical signal to non-electrical signal.

\* Analog Signal: A continuous function that is existent for any value of independent variable.

\* Discrete Time Signal: Signal defined for discrete intervals of time.



Analog Signal




Discrete time Signal.

## \* Signal types:

- i) Discrete time, continuous amplitude
- ii) Discrete time, discrete amplitude
- iii) Continuous time, continuous amplitude
- iv) Continuous time, discrete amplitude.


## \* Digital Signal: Discrete time, discrete amplitude signal.


Signal can take certain values due to discretisation of amplitude.



More the number of levels, lesser the error.

## \* Need of Digital Signal: Digital signal is used to minimise the effect of noise.





## \* Advantages of Digital Systems:

- i) Noise Immunity
- ii) Uses less bandwidth
- iii) Encryption.
- iv) Efficiency for long distance transmission

## \* Switch & Bits:



1 switch    2 Level

2 switches    4 Levels

- m switches     $2^m$  levels.     $[x = 2^m]$ .
- bits - 0 & 1. used to represent switch.

\* Boolean Algebra: Set of rules, used to simplify the given logic

expression without changing functionality.

Used when number of variables are less.

For more variables, we use K-Map.

The final simplified result in Boolean Algebra is not always same (drawback).

## \* Rules :

i) Complement :  $(A')' = A$

ii) AND :  $A \cdot A = A$

$A \cdot 0 = 0$

$A \cdot 1 = A$

$A \cdot A' = 0$

iii) OR :  $A + A = A$

$A + 0 = A$

$A + 1 = 1$

$A + A' = 1$

iv) Distributive :

$$A \cdot (B + C) = A \cdot B + A \cdot C$$

$$* A + (B \cdot C) = (A + B) \cdot (A + C).$$

$$\left\{ \begin{array}{l} A + A'B = A + B \\ A + AB = A + B \end{array} \right.$$

v) Commutative :

$$A + B = B + A$$

$$A \cdot B = B \cdot A$$

vi) Associative :

$$(A \cdot B) \cdot C = A \cdot (B \cdot C)$$

vii) Priority :

NOT

AND

OR

More

viii) De Morgan's Law :

$$(\overline{A+B})' = A' \cdot B'$$

$$(\overline{A \cdot B})' = A' + B'$$

$$\text{Eg. } 1. \quad Y = BAC' + B'AG' + BC'$$

$$= AC'(B + B')$$

$$= AC' \cdot 1 + BC'$$

$$= AC' + BC'$$

$$= (A + B)C'$$

$$2. \quad AB + AB'$$

$$= A(B + B')$$

$$= A \cdot 1$$

$$= A$$

$$3. \quad AB + AB'C + AB'C'$$

$$= A(B + B'C) + AB'C'$$

$$= A(B + C) + AB'C'$$

$$= AB + c(Ac) + AB'C'$$

$$= A(B + C + B'C)$$

$$= A(B + B'C' + C)$$

$$= A(B + C' + C)$$

$$= A(B + 1)$$

$$= A \cdot 1 = A$$

$$4. \quad (A + B + C)(A + B' + C)(A + B + C')$$

$$= ((A + B) + C \cdot C')(A + B' + C)$$

$$= (A + B + 0)(A + B' + C)$$

$$= (A + B)(A + B' + C)$$

$$= A + B \cdot (B' + C)$$

$$= A + BB' + BC$$

$$= A + BC$$

$$5. \quad (A + B)(A + B')(A' + B)(A' + B')$$

$$= (A + B \cdot B')(A' + B \cdot B')$$

$$= A \cdot A'$$

$$= 0$$

## \* Redundancy      Theorem:      Consensus theorem

1. Three Variables
2. Each variable repeated twice.
3. One variable is complemented.
4. Take the complemented Variable.

Eg.  $Y = AB + A'C + BC$  ~~BC~~ redundant  
 $= AB + A'C$ .

Proof:  $(AB + A'C + BC \cdot 1)$   
 $= AB + A'C + BC \cdot (A + A')$   
 $= AB + A'C + ABC + A'BC$   
 $= AB(1+C) + A'C(1+B)$   
 $= AB + A'C.$

Eg.  $(A+B) \cdot (\bar{A}+C) \cdot (B+C)$   
 $= (A+B) \cdot (\bar{A}+C).$

Eg.  $\bar{A}\bar{B} + \bar{A}\bar{C} + \bar{B}\bar{C}$   
 $= \bar{A}\bar{B} + A\bar{C}'$

\* Sum of Product: Expression of product when the function is high (1).

minterms: A B C			F
$m_0$	0	0	0
$m_1$	0	1	0
$m_2$	1	0	1
$m_3$	1	1	0
$m_4$	0	0	1
$m_5$	1	0	1
$m_6$	1	1	1
$m_7$	1	1	1

$$F = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC$$

[SOP Form]

Canonical/Standard SOP form  
 (derived from Truth table).

- Minterm =  $\bar{A}BC$ ,  $\bar{A}\bar{B}C$  etc.

$$F(A, B, C) = m_2 + m_4 + m_5 + m_6 + m_7 \\ = \sum m (2, 4, 5, 6, 7)$$

Eg.  $F = \bar{A}B\bar{C} + A\bar{B}[C + \bar{C}] + AB[\bar{C} + C]$

$$F = \bar{A}B\bar{C} + A\bar{B} + AB$$

$$F = \bar{A}B\bar{C} + A[B + \bar{B}]$$

$$F = \bar{A}B\bar{C} + A$$

$$F = A + B\bar{C} \quad [\text{Minimal SOP Form}]$$

- Canonical form: Each minterm is having all the variables in normal or complemented form.
- Minimal form: Each minterm does not have all the variables in normal or complemented form.

Eg.  $A \quad B \quad Y$  minimize SOP expression.

0	0	0
0	1	1
1	0	0
1	1	1

$$Y = \bar{A} \cdot B + A \cdot \bar{B}$$

$$\boxed{Y = B}$$

Eg.  $Y(A, B) = \sum m (0, 2, 3)$

$$Y = m_0 + m_2 + m_3 \\ = \bar{A}\bar{B} + A\bar{B} + AB \\ = \bar{B} + AB \\ = A + \bar{B}$$

## \* Product of Sum (POS Form):

- Used when the output is low (0).

	A	B	C	Y
M <sub>0</sub>	0	0	0	0
M <sub>1</sub>	0	0	1	0
M <sub>2</sub>	0	1	0	1
M <sub>3</sub>	0	1	1	0
M <sub>4</sub>	1	0	0	1
M <sub>5</sub>	1	0	1	1
M <sub>6</sub>	1	1	0	1
M <sub>7</sub>	1	1	1	1

$Y = (A+B+C) \cdot (A+B+\bar{C}) \cdot (A+\bar{B}+\bar{C})$ .

$0 \rightarrow A \quad 0 \rightarrow \bar{A}$

$1 \rightarrow \bar{A} \quad 1 \rightarrow \bar{A} \quad 1 \rightarrow A$

POS SOP

maxterm m<sub>0</sub> = A + B + C, m<sub>1</sub> = A + B + C etc.

$$\bar{Y} = \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot \bar{B} \cdot C + \bar{A} \cdot B \cdot \bar{C}$$

$$(\bar{Y})' = [\bar{A} \bar{B} \bar{C} + \bar{A} \bar{B} C + \bar{A} B \bar{C}]'$$

By de Morgan's Law, (SOP)' = m<sub>0</sub> + m<sub>1</sub> + m<sub>2</sub> + m<sub>3</sub>

$$Y = (A+B+C) \cdot (A+B+\bar{C}) \cdot (\bar{A}+\bar{B}+\bar{C})$$

$$Y = [(A+B) + C \cdot \bar{C}] (A+\bar{B}+\bar{C})$$

$$= (A+B) \cdot (A+\bar{B}+\bar{C})$$

$$= A + B \cdot (\bar{B}+\bar{C})$$

$$= A + B\bar{C}$$

$$= (A+B) (A+\bar{C}) \quad \text{Minimal form}$$

Eg. Minimise POS expression:

A	B	Y	$Y = (A+\bar{B}) \cdot (\bar{A}+B)$
0	0	1	$= A\bar{B} + \bar{A}\bar{B} + \bar{B}A$
0	1	0	$= A\bar{B} + \bar{B}$
1	0	1	$= \bar{B}$
1	1	0	

$$Y = \prod (M_1, M_3)$$

$= \prod M(1, 3)$  : Maxterm

$$Y = \sum m(0, 2)$$
 Minterm.

SOP Form = AND

POS Form = OR

Eg.	A	B	C	Y	$Y(A, B, C) = \sum m(0, 2, 3, 6, 7)$
	0	0	0	1	SOP
	0	0	1	0	$Y(A, B + C) = \prod M(1, 4, 5)$
	0	1	0	1	POS
	0	1	1	1	$Y = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$ canonical
	1	0	0	0	
	1	0	1	0	
	1	1	0	1	$= \bar{A}\bar{C} + B$ minimal
	1	1	1	1	

POS

$$Y = (A + B + \bar{C})(\bar{A} + B + C)(\bar{A} + B + \bar{C}) \text{ canonical.}$$

$$= (B + \bar{A})(B + \bar{C}) \text{ minimal}$$

Minimal to Canonical:

$$Y = A + B'C$$

$$= A \cdot 1 \cdot 1 + B'C \cdot 1 \cdot 1$$

$$= A \cdot (B + B') \cdot (C + C')$$

$$+ B'C (A + A')$$

$$= (AB + AB') (C + C')$$

$$+ B'C A + B'C A'$$

$$= ABC + ABC' + AB'C + AB'C' + B'C A + B'C A'$$

SOP

Step 1: 3 Variables

A, B, C.

Step 2: M<sub>1</sub> A  $\vee$  m<sub>2</sub> A X  
B X B  $\vee$

C X

C  $\vee$

Step 3: B +  $\bar{B}$  = 1

replacement

~~B'C A~~

~~B'C A'~~

$$F = (A+B+C') (A'+C)$$

**POS**

$$= (A+B+C') (A'+C+B'B')$$

$$= (A+B+C')$$

$$\{ (A'+C)+B \} \{ (A'+C)+B' \}$$

3 variables

Term 1      Term 2

$$A \checkmark \quad A \checkmark$$

$$B \checkmark \quad B \times$$

$$C \checkmark \quad C \checkmark$$

$$CC' = 0$$

replacement

$$= (A+B+C') (A'+B+C) \quad \text{iii)} \\ (A'+B'+C).$$

$$\text{Eg. } f = A + B'C.$$

$$= A(B+B') (C+C') + (A+A') B'C$$

$$= (AB+AB') (C+C') + (AB'C+A'B'C)$$

$$\therefore ABC + ABC' + AB'C + AB'C' + \\ AB'C + A'B'C.$$

- Number of logical expressions  $= 2^{2^n}$

## \* Positive & Negative Logic.

### Positive logic.

Higher voltage corresponds to 1.

Lower voltage corresponds to 0.

### Negative logic.

Higher voltage corresponds to 0.

$$\text{Eg. } \begin{cases} \text{logic 0} \rightarrow -5V \\ \text{logic 1} \rightarrow 0V \end{cases} \quad \text{Positive logic.}$$

## \* Dual Form:

- Positive & Negative Logic AND Gate:

A	B	Y	+ve logic	-ve logic
0	0	0	0 0 0	1 1 1
0	1	0	0 1 0	1 0 1
1	0	0	1 0 0	0 1 1
1	1	1	1 1 1	0 0 0

0 → Low  
1 → High } +ve logic.

1 → low  
0 → high } -ve logic

- Positive & Negative Logic OR Gate:

A	B	Y	+ve logic	-ve logic
0	0	0	1 1 1	0 0 0
0	1	1	1 0 0	0 1 1
1	0	1	0 1 0	1 0 1
1	1	1	0 0 0	1 1 1

$$\left\{ \begin{array}{l} \text{+ve logic AND} \equiv \text{-ve logic OR} \\ \text{+ve logic OR} \equiv \text{-ve logic AND} \end{array} \right.$$

- Dual form is used to convert between

+ve & -ve logic.

Eg.  $A \cdot B \xrightarrow{\text{Dual}} A + B$ ,  $C + D \xrightarrow{\text{Dual}} C \cdot D$ .

Acquire::  
https://(http://):/proxy  
ftp://proxy  
http://12proxy:  
/etc/apt/apt.conf

## \* Self Dual:

For any logical expression, two times dual gives the same expression. In self dual expression, one time dual gives the same expression.

$$\text{Eg. } F = AB\bar{C} + \bar{A}B\bar{C} + ABC.$$

$$F' = (A+B+\bar{C})(\bar{A}+B+C)(A+B+C).$$

$$(F')' = (\bar{A}\bar{B}\bar{C}) + (\bar{A}B\bar{C}) + (AB\bar{C})$$

$$F \equiv (F')'$$

$$\text{Eg. } G = A\cdot B + B\cdot C + A\cdot C \quad \text{Self dual expression.}$$

$$G' = (A+B)(B+C)(A+C).$$

$$= \{B+(A+C)\}(A+C).$$

$$= AB + AAC + BC + ACC.$$

$$= AB + BC + AC.$$

$$G \stackrel{\text{def}}{=} G' \quad (\text{Self Dual})$$

- For  $n$  variables, there are

$2^{2^{n-1}}$  number of self duals.

## \* Complementing:

AND  $\leftrightarrow$  OR

1  $\leftrightarrow$  0

0  $\leftrightarrow$  1


$$\text{Eg. } F = A\bar{B} + \bar{A}B \quad \left. \right\} \text{Using de Morgan's.}$$

$$\therefore \bar{F} = A\bar{B} + \bar{A}B.$$


$$\text{Eg. } G = ABC + \bar{A}BC + A\bar{B}C.$$

$$\begin{aligned}\bar{G} &= (\overline{ABC + \bar{A}BC + A\bar{B}C}) \\ &= (\overline{ABC} + \overline{\bar{A}BC}) \cdot (\overline{A\bar{B}C}) \\ &= (\overline{ABC}) + (\overline{\bar{A}BC}) + (\overline{A\bar{B}C})\end{aligned}$$

\* Venn Diagram.



Eg.



Minimise the SOP expression for shaded region.


$$Y = \bar{A}\bar{B} + A\bar{B} + AB$$

$$= (A + \bar{A})\bar{B} + AB$$

$$= \bar{B} + AB$$

$$= A + \bar{B}$$

Fig.



$$F = (AB\bar{C} + \bar{A}BC + A\bar{B}C)$$


## \* Switching Circuits. :

- $m = \log_2 n$

$m \rightarrow$  no. of switches required


$n \rightarrow$  no. of combinations.

### Series Switch. (A)




A	Y
0	0
1	1

### Parallel Switch. (NOT)





A	Y
0	1
1	0

### AND



### OR








• XOR  $Y = AB' + A'B$

$$Y = A \oplus B$$

• XNOR  $Y = AB + A'B'$

$$Y = A \odot B$$



$$Y = A(B+C)\bar{D}$$

(Intuitive).

$$Y = A\bar{B}\bar{D} + ACD$$

~~= A(B+C)D~~  
find ways to glow the  
bulb of OR them, then  
simplify.

## \* Statement Problems.

- Bq. High when i) B, C true ii) A, C false  
 iii) A, B, C true iv) A, B, C false.

$$Y = BC + A'C' + ABC + A'B'C'$$

$$= BC + A'C'$$

Eg. A, B, C i/p. O/p high when majority.


of i/p are 1.

Implement circuit.



A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$\begin{aligned} F &= A'B'C + AB'C + \\ &\quad ABC' + ABC \\ &= A'B'C + AB'C + AB \\ &= A'B'C + A(B+C) \\ &= A'B'C + AB + AC \\ &= B(A + A'C) + AC \\ &= BA + BC + CA. \end{aligned}$$



## \* Number Systems

Defines a set of values used to represent quantity.

Name	Base/ Radix ( $r$ )	(No. of distinct digits)
Binary	2	[0, 1] Bits
Octal	8	Digits
Decimal	10	Digits = $(0, \dots, r-1)$
Duodecimal	12	
Hexadecimal	16	

## \* Binary Number System : $(101)_2 \approx (5)_{10}$

- Bits = 0 & 1.

- Any number system → decimal

ABCDE

$$\rightarrow A \times r^4 + B \times r^3 + C \times r^2 + D \times r^1 + E \times r^0$$

AB.CD

$$\rightarrow A \times r^4 + B \times r^3 + C \times r^2 + D \times r^1 + E \times r^0$$

- MSB (Most Significant Bit)

10101  
MSB

- LSB (Least Significant Bit)

10101 LSB.

- 1 Nibble = 4 bits      BCD → Hex

1 Byte = 8 bits

1 Word = 16 bits = 2 bytes.

1 double word = 32 bits = 4 bytes

- Decimal → Binary.

Divide integer part by  $r$ , base

& multiply fractional part by  $r$ .

Eg.  $(13)_{10} = (1101)_2$

Divisor	Dividend	Rem.
2	13	1
2	6	0 ↑
2	3	1
2	1	1
	0	

Eg.  $(25.625)_{10} \equiv 11001.101$

$0.625 \times 2 = 1.25$

$0.25 \times 2 = 0.50$

$0.50 \times 2 = 1.00$

2	25	1
2	12	0
2	6	0
2	3	1
2	1	1
		0

↓

↓

↑

\* Decimal  $\rightarrow$  Octal:

$$\text{E.g., } (112)_{10} \xrightarrow{\text{First division}} (160)_8$$

$$\text{Eg. } (25.625)_{10} \rightarrow (31.5)_8$$

$$\begin{array}{r} \text{X24} \\ 0.625 \times 8 = 5.000 \\ \hline 8 \quad 25 \quad L \\ 8 \quad 3 \quad 3 \\ \hline 4 \quad 0 \quad 0 \end{array}$$

\* Decimal  $\rightarrow$  Hexadecimal

$$\text{Exg. } (254)_{10} \rightarrow (\text{FE})_{16}$$

$$\text{Ex: } (25.625)_{10} \rightarrow 19. A_3$$

$$0.625 \times 16 = 10.00$$

## \* Binary to Decimal.

Generally

$$(a_3 a_2 a_1 a_0 \cdot a_{-1} a_{-2})_r \rightarrow$$

base

$$a_3 r^3 + a_2 r^2 + a_1 r^1 + a_0 r^0 + a_{-1} r^{-1} + a_{-2} r^{-2}$$

Eg.  $(10101.11)_2 \rightarrow (10.3125)_10$

$$1 \times 2^4 + 0 + 1 \times 2^2 + 0 + 1 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2}$$

$$= 16 + 0 + 1 + 0.5 + 0.25$$

$$= \cancel{21.75} (21.75)_{10}$$

## \* Octal to Decimal.

Eg.  $(57.4)_8 \rightarrow$

$$5 \times 8^1 + 7 \times 8^0 + 4 \times 8^{-1}$$

$$= 40 + 7 + 0.5$$

$$= (47.5)_{10}$$

## \* Hexadecimal to Decimal.

Eg.  $(BAD)_{16} \rightarrow$

$$11 \times 16^2 + 10 \times 16^1 + 13 \times 16^0$$

$$= 2989.$$

## \* Octal NS. (3 bit bin)

0 000

Octal  $\rightarrow$  Bin.

1 001

$(34 \cdot 75)_8 \rightarrow$

2 010

$(011100 \cdot 111101)_2$

3 011

Bin  $\rightarrow$  Octal

4 100

$(10110 \cdot 11)_2 \rightarrow (010110 \cdot 110)_2$

5 101

$(10110 \cdot 11)_2 \rightarrow (010110 \cdot 110)_2$

6 110

$(10110 \cdot 11)_2 \rightarrow (010110 \cdot 110)_2$

7 111

$(10110 \cdot 11)_2 \rightarrow (010110 \cdot 110)_2$

Make group of 3 bits.

## \* Hexadecimal NS. (4 bit bin)

0 0000

Hex  $\rightarrow$  Bin

1 0001

$(259A)_{16} \rightarrow$

2 0010

$(0010010110011010)_2$

3 0011

Bin  $\rightarrow$  Hex

4 0100

$(10001001.11)_2 \rightarrow (89.c)_{16}$

5 0101

Bin  $\rightarrow$  Hex

6 0110

$(10001001.11)_2 \rightarrow (89.c)_{16}$

7 0111

Bin  $\rightarrow$  Hex

8 1000

$(10001001.11)_2 \rightarrow (89.c)_{16}$

9 1001

Bin  $\rightarrow$  Hex

A 1010

$(10001001.11)_2 \rightarrow (89.c)_{16}$

B 1011

Bin  $\rightarrow$  Hex

C 1100

$(10001001.11)_2 \rightarrow (89.c)_{16}$

D 1101

Bin  $\rightarrow$  Hex

E 1110

$(10001001.11)_2 \rightarrow (89.c)_{16}$

F 1111

Bin  $\rightarrow$  Hex

\* Hex  $\rightarrow$  Oct  
Oct  $\rightarrow$  Hex

Eg. (CAD)<sub>16</sub>  $\rightarrow$  Bin  
 $(110010101101)_2$   
 $\downarrow$  Oct  
 $(625.5)_8$ .

Eg. (652)<sub>8</sub>  $\xrightarrow{\text{bin}}$   $\xrightarrow{\text{hex}}$  (1AA)<sub>16</sub>  
 $(110101010)_2$

\* Binary Addition.

Eg.  $(\begin{array}{r} 110 \\ \times 101 \\ \hline \end{array})$   $\xrightarrow{\text{Sum}}$   $\xrightarrow{\text{Carry}}$

$0 + 0$	$1$	$0$
$1 + 0$	$1$	$0$
$0 + 1$	$1$	$0$
$1 + 1$	$0$	$1$

\* Binary Subtraction.

Eg.  $\begin{array}{r} 11011 \\ - 10110 \\ \hline \end{array}$  borrow 2

\* Bin Multiplication.

$1010$	$\times 101$	$\xrightarrow{\text{Product}}$	
$\times$	$\underline{101}$	$0 \times 0$	$0$
$\underline{101}$	$\underline{\underline{101}}$	$1 \times 0 / 0 \times 1$	$0$
$1010$	$\underline{\underline{\underline{101}}}$	$1 \times 1$	$1$
$6000$			
$1010$			
$\hline$	$100010$		

$$\begin{array}{r}
 1010 \\
 \times 11 \\
 \hline
 1010 \\
 1010 \\
 \hline
 1110
 \end{array}
 \quad
 \begin{array}{r}
 * \text{Binary Division.} \\
 \hline
 111 \\
 110 \overline{)101010} \\
 110 \\
 \hline
 101 \\
 110 \\
 \hline
 0110 \\
 110 \\
 \hline
 0110
 \end{array}$$

### \* Complements.

1.  $r$ 's Complement (Radix Complement).

$r$ 's complement  $\rightarrow r^n - N$

$r$  - base,  $n$  - no. of digits.

$N$  - given number

Eg.  $N = 5690$ .

$$\begin{aligned}
 10\text{'s complement} &= 10^4 - 5690 \\
 &= 4310.
 \end{aligned}$$

Eg.  $N = 1101$

$$2\text{'s complement} = 2^4 - 1101$$

$$= (16)_{10} - 1101$$

$$= 10000 - 1101$$

$$= 0111$$

2.  $(r-1)$ 's complement (Diminished radix complement).

$$\begin{aligned}
 (r-1)'s \text{ comp.} &= r^n - N - 1. && \text{No borrow operation is} \\
 &= r's \text{ comp.} - 1. && \text{involved.}
 \end{aligned}$$

Eg. 7's comp. of  $(5674)_8$

$$\begin{aligned}
 &= 8^4 - 5674 - 1. \\
 &= (4096)_{10} - 5671 - 1 \\
 &= 10000 - 5674 - 1 \\
 &= 7777 - 5674 \\
 &= 2103
 \end{aligned}$$

$$\begin{aligned}
 &= 10000 - 5674 - 1 \\
 &= 7777 - 5674 \\
 &= 2103
 \end{aligned}$$

Eg. 8's comp. of  $(5674)_8$

$$\begin{aligned}
 &= 2103 + 1 \\
 &= 2104
 \end{aligned}$$

Eg. 1's complement of 1101.

$$\begin{array}{r}
 1111 \\
 - 1101 \\
 \hline
 0010 \rightarrow \text{Ans}
 \end{array}
 \quad \begin{array}{l}
 2's \text{ comp.} = 0010 + 1 \\
 = 0011.
 \end{array}$$

Eg. 1's complement of  $(1010)_2$ .

$$\begin{array}{r}
 1111 \\
 - 1010 \\
 \hline
 0101 \rightarrow \text{Ans.}
 \end{array}$$

② Shortcut for 2's complement:

Write given number → starting from LSB

copy all zeroes till first 1 →

Copy first 1 → Complement all remaining bits.

Eg.

10111000 ← LSB  
Step 1

01001000 ← Step 2  
result Step 1: 10111000  
Step 2: 01001000

\* Data Representation using Signed Magnitude:

Data representation

magnitude

unsigned  
(+ve bin. numbers)

signed  
(+ve, -ve  
binary  
no.)

complement

1's comp.  
(+ve, -ve)  
2's comp.  
(+ve, -ve).

{ Positive representation  
always same.

• Unsigned


110 → +6

-6 → can't represent

• Signed

+6 → 0110

-6 → 1110  
Sign bit  
(MSB)



• Range  $- (2^{n-1} - 1)$  to  $+ (2^{n-1} - 1)$   
 (Signed Magnitude)  
 $n \rightarrow \text{no. of variables}$

• I's complement.

$$\begin{array}{rcl} +6 & = & 0110 \\ -6 & = & 1001 \end{array} \quad \text{I's complement.}$$

$$+0 = 0000 \text{ (+ve zero)}$$

$$-0 = 1111 \text{ (-ve zero)}$$

Range.  $- (2^{n-1} - 1)$  to

$(2^{n-1} - 1)$ .

•  $2^8$  complement.

$$\begin{array}{rcl} +6 & = & 0110 \\ -6 & = & 1010 \end{array} \quad \begin{array}{l} \xrightarrow{\text{I's}} \\ \xrightarrow{\text{+1}} \end{array} \quad \begin{array}{l} \text{Range. } -2^{n-1} \text{ to} \\ (2^{n-1} - 1) \end{array}$$

• MSB indicates sign.

④ Bin. Subtraction using I's comp.

i) Convert no. to be subtracted to its I's comp. form.

ii) Perform addition.

\*\*\* iii) If final carry is 1, then add it to the result. If 0, result is negative & in the I's complement form.

Sign bit	Number	Signed Magnitude
0	Positive	
1	Negative	

Representation.

• Range  $- (2^{n-1} - 1)$  to  $+ (2^{n-1} - 1)$   
 (Signed Magnitude)  
 $n \rightarrow$  no. of variables

• 1's complement.

$$\begin{array}{ll} +6 & 0110 \\ -6 & 1001 \end{array} \quad \text{1's complement.}$$

$$\begin{array}{ll} +0 = 0000 \text{ (+ve zero)} & \text{Range: } - (2^{n-1} - 1) \text{ to} \\ -0 = 1111 \text{ (-ve zero)} & (2^{n-1} - 1). \end{array}$$

• 2's complement.

$$\begin{array}{ll} +6 = 0110 & \begin{array}{l} \xrightarrow{\text{1's}} \\ \xrightarrow{\text{2's}} \end{array} \\ -6 = 1001 & \begin{array}{l} \xrightarrow{+1} \\ \xrightarrow{\text{2's}} \end{array} \end{array} \quad \begin{array}{l} \text{Range: } -2^{n-1} \text{ to} \\ (2^{n-1} - 1) \end{array}$$

• MSB indicates sign.

\* Pm. Subtraction using 1's comp. :

i) Convert no. to be subtracted to its 1's comp. form.

ii) Perform addition.

\*\*\* iii) If final carry is 1, then add it to the result. If 0, result is negative & in the 1's complement form.

Eg:  $(1100)_2 - (0101)_2$

A              B              Result

$$-B = 1010$$

$$A + (-B) = 1100 + 1010 = \begin{array}{r} 1 \\ 0110 \\ + 1010 \\ \hline 0111 \end{array}$$

(Ans).

Eg.  $(0101)_2 - (1100)_2$

A              B

$$-B = 0011$$

$$A + (-B) = 0101 + 10011 = \begin{array}{r} 1 \\ 0101 \\ + 10011 \\ \hline 10000 \end{array}$$

↓  
ans  
↓  
sve.

1's comp.

\* Pm. Subtraction using 2's comp.?

- Find 2's comp. of the number to be subtracted.
- Perform addition.
- If final carry is generated then the result is true & in 2's true form. If not generated, then it is 2's complement form.

Eg.  $-(0100)_2 + (1001)_2$

B              A

$$\begin{array}{r} 1001 \\ + 1100 \\ \hline 1100 \end{array}$$

$$-B = 1100$$

$$1001 + 1100 = \begin{array}{r} 1 \\ 0101 \\ + 1100 \\ \hline 10101 \end{array}$$

Result is 0101.

$$\text{Eg. } (0110)_2 - (1011)_2$$

$$\begin{array}{r} A \\ - B \\ \hline -B = 0100 + 1 \\ = 0101 \end{array}$$

$$0110 + 0101 = 1011$$

$$\begin{array}{r} 2^8 \\ 0101 \leftarrow 0100 \\ + 1 \\ \hline \end{array}$$

\* Condition for Overflow. ?

x & y are sign bits of two numbers

z, first sign bit of result

$$\begin{array}{ll} \bar{x}\bar{y}z + xy\bar{z} = 0 & (\text{No overflow}) \\ & \\ & = 1 & (\text{Overflow}). \end{array}$$

\* Codes. (group of symbols).

Classification —

Weighted  
(Binary,  
2421,  
8421)

Non-weighted  
(xs-3, gray)

Reflective  
code/  
self-comple-  
menting

(2421, xs-3)

Sequential  
(8421,  
xs-3)

Alpha-  
numeric  
(ASCII)

Error  
detecting  
& correcting  
codes.

(Hamming  
code).

## \* Binary Coded Decimal (BCD Code) :

- Each decimal digit is represented by a 4-bit binary number.
- Positional weights → 8 4 2 1
- Also called 8421 code.

Decimal	<u>BCD</u>
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

Decimal No. → BCD.

$$i) (17)_{10} \rightarrow (00010111)$$

BCD → Decimal No.

$$ii) (10100) \rightarrow (14)_{10}$$

$$(00010100)$$

- Packed BCD - BCD representation for dec. No.  $> 9$ .

- BCD is less efficient than Binary as it uses more no. of bits.

### BCD Addition:

1. Sum  $\leq 9$ , Final carry = 0      Correct ans.
2. Sum  $\leq 9$ , " " " = 1      Add (0110) to ans.
3. Sum  $> 9$ , " " " = 0      Add (0110) to ans.

Eg.  $(2)_{10} + (6)_{10}$

$$\begin{array}{r} \downarrow \\ 0010 \end{array} \quad \begin{array}{r} \downarrow \\ 0110 \end{array}$$

$$= \begin{array}{r} \cancel{1}000 \\ \hline \text{(Ans)} \end{array} \quad \text{Sum} < 9, FC = 0.$$

$$\text{Eg. } (3)_{10} + (7)_{10}$$

$\downarrow$        $\downarrow$

$$0011 + 0111$$

$$= \begin{array}{r} 1010 \\ \downarrow + 0110 \\ \text{Sum} > 9. \end{array}$$

$$\begin{array}{r} 000 \mid 10000 \text{ BCD} \\ \downarrow \\ (10)_{10} \end{array}$$

$$\text{Eg. } (8)_{10} + (9)_{10}$$

$\downarrow$        $\downarrow$

$$1000 + 1001$$

$$\begin{array}{r} 1001 \\ = 1001 \\ \hline \text{Sum} < 9 \\ \downarrow + 0110 \end{array}$$

$$\begin{array}{r} 10111 \text{ BCD} \\ \downarrow \\ (17)_{10} \end{array}$$

$$\text{Eg. } (57)_{10} + (26)_{10}$$

$\downarrow$        $\downarrow$

$$01010111 + 00100110$$

$$= \begin{array}{r} 01111001 \\ 7 < 9 \quad 13 > 9 \\ \hline \end{array}$$

$$\begin{array}{r} 01111101 \\ + 01111101 \\ \hline 10000011 \text{ BCD} \end{array}$$

Check every 4 bits  
 individually & perform if  
 sum  $> 9$   
 & check conditions

$\downarrow$

$(83)_{10}$

\* Shift ADD-3 Method. (Bin.  $\rightarrow$  BCD).

Operations	Tens	Ones	Decimal	$(15)_{10}$
Original No.				
Shift		1		1111
Shift		11		111
Shift		111		11
Add - 3		+ 011		1
		$\hline 10101$		1
Shift			BCD for 15.	

* 2421 Code (BCD.)	Self - Complementing
Decimal Digit	Set I      Set II $\begin{array}{r} 2^* 4 \ 2 \ 1 \\ \hline \end{array}$ $\begin{array}{r} 2^* 4 \ 2 \ 1 \\ \hline \end{array}$ (Complement)

0	0 0 0 0	0 0 0 0
1	0 0 0 1	0 0 0 1
2	0 0 1 0	0 0 1 0
3	0 0 1 1	0 0 1 1
4	0 1 0 0	0 1 0 0
5	0 1 0 1	0 1 1 1
6	0 1 1 0	1 1 0 0
7	0 1 1 1	1 1 0 1
→ 8	1 1 1 0	1 1 1 0
→ 9	1 1 1 1	1 1 1 1

\* Excess-3 Code. ( $\times 3$ ) Self - Complementing.

• Decimal  $\rightarrow$  8-4-2-1 Add  $\rightarrow$  Excess-3  
(BCD)      6011      ( $\times 3$ )

$$\text{Ex. } 5 \rightarrow 0101 + 0011 \rightarrow 1000$$

• Unweighted Code., 4-bit Code

• Decimal      BCD       $\times 3$

0	0000	+ 0011	0011
1	0001		0100
2	0010		0101
3	0011		0110
4	0100		0111
5	0101		1000
6	0110		1001
7	0111		1010
8	1000		1011
9	1001		1100

$$\text{Eg. } (24)_{10} \rightarrow (\overset{\text{BCD}}{00100100}) \xrightarrow{\text{Add}} \begin{array}{r} 00100100 \\ + 0011 \\ \hline 01010111 \end{array} \boxed{01010111.} \quad \text{Ans.}$$

$$\text{Eg. } (658)_{10} \rightarrow (\overset{\text{BCD}}{0110\ 0101\ 1000}) \downarrow + 0011 \boxed{1001\ 1000\ 1011}$$

- XS-3 is only unweighted code that is self-complementing.

\* Whether self complementing or not -  
 Weights. —  $w_1, w_2, w_3, w_4$ . For weighted codes

$$w_1 + w_2 + w_3 + w_4 = 9 \sim \text{Self Complementing}$$

$$\neq 9 \sim \text{Not m = n}$$

\* Excess-3 Code Addition:

$$\text{Eg. } (2)_{10} + (5)_{10} \quad \begin{array}{r} 0101 \xrightarrow{\text{XS3}} \\ + 1000 \\ \hline 1101 \xrightarrow{\text{XS6}} \\ - 0011 \quad \text{Subtract 3,} \\ \hline 1010 \quad \text{(Ans)} \end{array}$$

↓      ↓

BCD    0010    0101.

↓      ↓

XS3    + 0011    0101    1000

$$\begin{array}{r} 0101 1010 \\ + 0110 1100 \\ \hline 1100 0110 \\ - 0011 + 0011 \\ \hline 1001 1001 \end{array} \quad \left. \begin{array}{l} \text{FC = 1, add 3} \\ \text{FC = 0, sub. 3} \end{array} \right\}$$

$$\text{** Eg. } (27)_{10} + (39)_{10} \quad \begin{array}{r} 0101 1010 \\ + 0110 1100 \\ \hline 1100 0110 \\ - 0011 + 0011 \\ \hline 1001 1001 \end{array} \quad \text{Ans.}$$

↓      ↓

BCD    00100111    00111001

↓      ↓

XS3    + 0011    0101 1010    0110 1100

+ 0011

# \* Gray Code (Frank Gray, AT&T).

- Reflected binary code (RBC).

Unweighted, cyclic code

- Unit distance code & minimum error code.
- Two successive values differ in only one bit.
- Binary no. converted to GC to reduce switching operation.

Decimal

Binary

GC

0

0000

0000

2

0001

0011

3

0011

0010

4

0100

0110

5

0101

0111

6

0110

0101

7

0111

0100

8

1000

1100

9

1001

1101

10

1010

1111

11

1011

1110

12

11100

1010

13

1101

1011

14

1110

1001

15

1111

1000

16

10000

0000

- Binary  $\rightarrow$  GC. (MSB remains same)

Step 1. Record MSB as it is.

Step 2. Add MSB to the next bit, record the sum, neglect carry

Step 3. Repeat the process.

)  
(XOR)

Eg.  $(1011)_{\text{Bin}}$

$$\begin{array}{r}
 0010 \\
 +1011 \\
 \hline
 1110 \quad \text{Ans.}
 \end{array}$$

Eg.  $(1110)_{\text{Bin}}$

$$\begin{array}{r}
 1110 \\
 +1001 \\
 \hline
 1001 \quad \text{Ans.}
 \end{array}$$

- GC  $\rightarrow$  Binary.

Step 1. Record MSB as it is.

Step 2. Add MSB to next bit of Gray code, record sum & neglect carry (X-OR)

Step 3. Repeat.

Eg.  $(1110)_{\text{gc}}$

$$\begin{array}{r}
 1110 \\
 +1011 \\
 \hline
 1011 \quad (\text{Ans})
 \end{array}$$

Eg.  $(1001)_{\text{gc}}$

$$\begin{array}{r}
 1001 \\
 +1110 \\
 \hline
 1110 \quad (\text{Ans})
 \end{array}$$

## \* Parity:

→ Single bit errors are detected by it.

$\rightarrow$  ii) Even parity - No. of Is even

ii) Odd parity → No. of 1's odd.

010011 , 010010

1100 { 0 ~~1100~~ 1100 { 1 m 4

Transmit                      Receive .

0.100 ; 1  
Even parity

## Receive .

odd parity

Error detected

\* Hamming Code → Error Detection.

→ Given by R.W. Hamming


→ Easy to implement

→ 7-bit hamming code is used commonly.

→ Data bits = 4 for 7-bit

Parity bits - 3

→ Position of parity bits  $100 \dots 2^n$




PB1 associated with DB3, DB5, DB7

PB2            m            m            DB3, DB6, DB7

PB2 n m DB5, DB6, DB7

Eg. (1011) Transmitter side



$P_1 \rightarrow d_3, d_5, d_7 \rightarrow [1] 1 1 1$  even parity

$P_2 \rightarrow [0] 1 0 1$   $P_1 \rightarrow [0] 1 0 1$

Error detection -

due to noise  $\rightarrow$

$d_7 d_6 d_5$   
1 1 1  
 $d_3$   
0 1 0 1.  
 $P_1$   $P_2$   $P_1$

Check  $P_1 \rightarrow d_3, d_5, d_7$   
even parity ✓

Check  $P_2 \rightarrow d_3, d_6, d_7$   
X error

Check  $P_1 \rightarrow d_5, d_6, d_7$   
X error.

### \* Hamming Code - Error Correction

Eg. If the 7 bit hamming code word received by a receiver is 1011011, assuming the even parity state. whether the received code is correct or wrong? Locate error bit. [Correct - 1001011]

$\rightarrow P_1 \rightarrow 1$  ( $110$ )  $\times P_1 = 1$   $[1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1]$

$P_2 \rightarrow 1$  ( $100$ )  $\times P_2 = 0$

$P_4 \rightarrow 1$  ( $101$ )  $\times P_4 = 1$

$(P_4 P_2 P_1) \equiv (101)_2 \equiv (5)_{10} \text{ error}$


Error bit

Whenever parity unmatches  
 $P_i = 1$ ; otherwise  
 $P_i = 0$ .


## \* Logic Gates.

• A physical device that performs logic operation on one or more logical inputs, and produces a single logical output.

- Gates - i) basic (NOT, AND, OR)
- ii) universal (NAND, NOR)
- iii) arithmetic ( $x$ -OR,  $x$ -NOR)



A	Y
1	0
0	1



<u>buffer</u>	$i/p \rightarrow o/p$	$i/p \rightarrow o/p$	$Y = 1 \text{ if } i/p = 1$	a) buffer
	$1 \rightarrow 0$	$0 \rightarrow 1$	$Y = 0 \text{ if } i/p = 0.$	b) astable multivibrator

a) Not a buffer because of the feedback.

astable not stable in either state; continually changes from one state to another.


b) Not a stable.

c) bistable stable in either state.

flipped by an external trigger pulse.

d) Not square wave generator.


Eg.



$t_{pd}$  → propagation delay for each NOT gate

{ Astable MV.  
Ring Oscillator }

graph -




$$\text{Generally, } T = 2n t_{pd}$$

$m \rightarrow$  no. of NOT gates.

• AND Gate o/p high when all i/p high.

IC 7408



$$\rightarrow A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

[Associativity]


A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$$\rightarrow A \cdot B = B \cdot A$$

[Commutativity]


→ Enable & Disable.

→ When  $A = 0$ ,  $Y = 0$ .



0 is disable for AND Gate.


→ When  $A = 1$ ,  $Y = 0/1$ .



## Unused I/P.

→ In TTL logic (Transistor-Transistor) if any I/P is open or floating it will act as 1.

→ In ECL logic if open, act as 0.



ii)  $A \text{ OR } A = A \cdot A^{\prime} = 0$

iii)  $A \text{ OR } 0 = A \cdot 1 = A$  TTL logic

**OR Gate** One of all or all are high.

IC 7432  $A = Y \rightarrow \text{Op high}$


A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

 $A + B = Y$

$$(A+B)+C = A+(B+C)$$

$$A+B = B+A$$

→ Enable & Disable.



→ Unused I/P

TTL - 1


ECL - 0.

i) Connect 0 to 0 I/P



ii)  $A \text{ OR } B = A + B + B = A + B$

iii) ECL logic floating  $A \text{ OR } 0 = A$

Eg.



\* NAND Gate.  $(\overline{A} + \overline{B})$  Bubbled OR



0 → disable




1 → enable

Unused i/p - same as AND.

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

\* NOR Gate  $(\overline{A} \cdot \overline{B})$  Bubbled AND.

IC 7402



0 → enable

1 → disable.

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0


Unused i/p - same as OR

\* XOR Gate.

IC 7486




IEEE Symbol -



$$Y = A \oplus B$$

$$= AB + \bar{A}B \text{ or } (A+B) \cdot (\bar{A}+\bar{B})$$

Ckt





✓ Enable - 0 buffer  
Enable - 1 inverter

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

• XOR is odd one's detector.

• XOR → controlled inverter

We can make it buffer or inverter according to input.



B	Y
0	1
1	0

## \* Properties of XOR :

$$1. A \oplus A = 0$$

$$A \oplus \bar{A} = 1$$

$$A \oplus 0 = A$$

$$A \oplus 1 = \bar{A}$$

$$3. A \oplus A \oplus A = A$$

$A \oplus A \oplus \dots \oplus \dots n \text{ times} =$

$A, n \rightarrow \text{odd}$

$0, n \rightarrow \text{even.}$


2. If  $A \oplus B = C$  then

$$B \oplus C = A$$

$$A \oplus C = B$$

$$A \oplus B \oplus C = 0.$$

Eg.



Cascading of 20 XOR Gates.


$$Y_1 = X \oplus 1 = \bar{X}$$

$$Y_2 = \bar{X} \oplus 1 = X$$


$$Y_{20} \Rightarrow Y = X.$$

## \* XNOR Gate. ( $A \odot B$ )

$$AB + \bar{A}\bar{B}$$



IEEE Symbol



$$\bullet A = B \text{ o/p} = 1$$

$$A \neq B \text{ o/p} = 0$$

• XNOR follows commutative, associative law.

• Enable - 0, inverter  
Enable - 1, buffer.

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

## Properties.

- i)  $A \oplus A = 1$
- ii)  $A \oplus \bar{A} = 0$
- iii)  $A \oplus 0_A = \bar{A}$
- iv)  $A \oplus 1_A = A$ .

ii)  $A \oplus A \oplus A = A$ .

$A \oplus A \oplus \dots$  n times

=  $A$ ,  $n$  is odd

=  $1$ ,  $n$  is even


- iii) XOR & XNOR are complementary when even inputs & same when odd no. of inputs.

Eg.  $A \oplus B \oplus C = A \oplus B \oplus C$ .


$$A \oplus B \oplus C \oplus D = A \oplus B \oplus C \oplus D$$

## \* NAND as Universal Gate.


- NAND as NOT.  $Y = \overline{AB}$ ,  $Y = \overline{AA} = \overline{A}$




- NAND as AND.



- NAND as OR.  $Y = \overline{AB} = \overline{\overline{A} + \overline{B}}$




• NAND as NOR.




\* \* • NAND as XOR.

$$Y = A\bar{B} + \bar{A}B.$$




III

\* \* \*




• NAND as XNOR.




## \* NOR as Universal Gate.


- NOR as NOT.  $Y = \overline{A+B}$   $\gamma = \overline{A+A} = \overline{A}$




- NOR as OR.




- NOR as AND.



- NOR as NAND.



- NOR as XNOR.




$$[ \overline{A} \cdot (A+B) + \overline{B} \cdot (A+B) ]$$

$$= (A + (\overline{A+B})) \cdot (B + (\overline{A+B}))$$

$$\Rightarrow AB + (\overline{A+B}) = AB + \overline{AB}$$

- NOR AS XOR.



## \* Karnaugh Map [K' Map]

Eg,  $f = A + BC$ , In K' Map the adjacent cells are like only one variable should change.

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

A	BC	00	01	10	11
0	m <sub>0</sub>				
0	m <sub>1</sub>				
0	m <sub>2</sub>				
0	m <sub>3</sub>				
1	m <sub>4</sub>				
1	m <sub>5</sub>				
1	m <sub>6</sub>				
1	m <sub>7</sub>				

BC	00	01	11	10
$A=0$	$m_0$	$m_1$	$m_3$	$m_2$
$A=1$	$m_4$	$m_5$	$m_7$	$m_6$

Rule of adjacency.

Rolling of K' Map.

$$\begin{aligned}
 f &= \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C \\
 &\quad + A\bar{B}\bar{C} + A\bar{B}C \\
 &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B} + AB \\
 &= \bar{A}\bar{B}\bar{C} + A \\
 &= A + \bar{B}\bar{C}.
 \end{aligned}$$

LSB	MSB	BC	00	01	11	10	group of 1's
A	0	00	0	0	0	<u>1</u>	<u>m<sub>2</sub></u>
A	1	01	<u>1</u>	1	1	<u>1</u>	<u>m<sub>6</sub></u>

pairing, 2 1's, 4 1's, 8 1's, 16 1's

(No diagonal pairing, or adjacency not follows).

Same 1 can be paired more than once.

$$f = I + II$$

$$= A \cdot J \cdot J + J \cdot B \cdot \bar{C}$$

$$= A + \bar{B}\bar{C}$$

If variable changes  $\rightarrow 1$   
If not  $\rightarrow X/X$ .

$$\text{Eg. } f(A, B, C) = \sum m(1, 3, 5, 7).$$

↓  
MSB      ↓  
LSB.      ↓  
SOP.

(i) Find out no. of variables : 3.

(ii) No. of cells in K'Map :  $2^3 = 8$ .

		BC	00	01	11	10
		A	0	1	1	0
A	C	0	0	m <sub>1</sub>	m <sub>3</sub>	m <sub>2</sub>
		1	0	m <sub>5</sub>	m <sub>7</sub>	m <sub>6</sub>

(iii) Pair 1's.

$$f = c \quad \text{Ans.}$$

$$\text{Eg. } f(A, B, C) = \sum m(0, 1, 2, 4, 7).$$

		BC	00	01	11	10
		A	0	1	0	1
A	C	0	1	1	0	1
		1	1	0	1	0

$$f = \overline{A} \overline{B} + \overline{B} \overline{C} + A \overline{B} \overline{C} + \overline{A} \overline{C}. \quad (\text{Ans.})$$


$$\text{Eg. } f(A, B, C) = \sum m(1, 3, 6, 7).$$

		BC	00	01	11	10
		A	0	1	1	1
A	C	0	1	1	1	1
		1	1	1	1	1

$$f = \overline{A} \overline{C} + B \overline{C} + A \overline{B}$$

$$\geq AB + \overline{AC} \quad [\text{by Redundancy Theorem}]$$

$$\text{Eg., } F(A, B, C) = \sum m(0, 1, 5, 6, 7).$$



$$F = \overline{A}\overline{B} + \overline{B}C + AB$$


Result is minimum, but it may not be unique.

- Implicants: Group of 1's in K' Map.


Prime Implicants: Largest possible group of 1's.

Essential Prime Implicants: At least one which cannot be combined in any other way.

Eg,



$$\text{Eq. } f(A, B, C, D) = \sum m (0, 2, 3, 7, 11, 13, 14, 15).$$



$$f = CD + \bar{A}\bar{B}\bar{D} + ABC + ABD.$$


- NB - Combining 2 1's  $\rightarrow$  1 interval is reduced.

$$\begin{array}{c} \text{with } m \\ \text{---} \\ m \end{array} \quad 4 \text{ 1's} \rightarrow 2 \text{ } n \quad n \quad n \quad n$$

$$\begin{array}{c} \text{with } m \\ \text{---} \\ m \end{array} \quad 8 \text{ 1's} \rightarrow 3 \text{ } n \quad n \quad n \quad n$$

$$\text{Thus, } 16 \text{ 1's} \rightarrow 4 \text{ } n \quad n \quad n \quad n$$


$$\text{Eq. } f(A, B, C, D) = \sum m (0, 2, 3, 5, 7, 8, 10, 11, 14, 15).$$



0010  
0000  
1000  
1010

$$f = CD + \bar{B}\bar{D} + AC + D\bar{A}B.$$

$$\text{Eg. } F(x, y, z, w) = \sum m (1, 5, 7, 9, 11, 13, 15).$$




$$F = xw + yw + \bar{z}w.$$

\* Don't Care in K' Map:

$$\text{Eg. } F(A, B, C) = \sum m (2, 3, 4, 5) + \sum d (6, 7).$$

• 00, 01, 11, 10, don't care



$$F = A + B$$

\* K' Map using Maxterms.

Eg.

		BC	00	01	11	10
		A	0	0	0	1
			1	1	1	1
0	0	0	0	0	0	1
1	0	1	1	1	1	1

$$\bar{F} = \overline{AB} + \overline{AC} \quad | \quad F = A + \overline{BC}$$

$$F = (\overline{AB} + \overline{AC})' \\ = \overline{\overline{AB}} \cdot \overline{\overline{AC}}$$

$$= (A+B) \cdot (A+\overline{C}) + \text{Pos.} \\ = A + \overline{BC}$$

Complementing

Eg.  $f(A, B, C, D) = \sum_m (1, 3, 4, 5, 9, 11, 14, 15)$ .

$$= \prod M (0, 2, 6, 7, 8, 10, 12, 13)$$

		CD	00	01	11	10
		AB	00	0	0	0
			01			
0	0	00	0	0	0	0
0	1	01			0	0
1	0	11	0	0	0	0
1	1	10	0		0	0


Changing + → 0  
· → +

X → X  
x → X

$$\bar{F} = \overline{B}\overline{D} + \overline{A}BC + A\overline{B}\overline{C}$$

$$F = (B+D) \cdot (A+\overline{B}+\overline{C}) \cdot (\overline{A}+\overline{B}+C)$$

\* K' Map with 5 variables:



$$F = \bar{C}\bar{E} + BD + \bar{A}DE + \bar{A}BC'E + ABCE$$

## Switching Algebra

\* Idempotency :

$$x \cdot x = x$$

$$x + x = x$$

$$x + 1 = 1 \quad x \cdot 0 = 0$$

$$x + 0 = x \quad x \cdot 1 = x$$

\* Commutativity :

$$x + y = y + x$$

$$xy = yx.$$

\* Associativity :  $((x+y)+z) = (x+(y+z))$

$$(x \cdot y) \cdot z = x \cdot (y \cdot z)$$

\* Complementation :

$$x + \bar{x} = 1$$

$$x \cdot \bar{x} = 0$$

\* Distributivity :  $x \cdot (y+z) = x \cdot y + x \cdot z$

$$x + y \cdot z = (x+y) \cdot (x+z)$$

\* Duality Principle

$\downarrow$	$\uparrow$	$\oplus$	$\ominus$
$+$	$\cdot$	$1$	$0$

\* Switching expression is a finite number of combinations of switching variables & constants {0,1} by means of switching operations (+, ., ~).

e.g.  $x + \bar{x}yz + x\bar{z}$

\* Properties for simplifying the SE:

1. Absorption:  $x + x \cdot y = x$

~~$x + x' \cdot y = x + y$~~

2. Dual:  $x \cdot (x' + y) = xy$

3. Consensus theorem:

~~$xy + \bar{x}z + yz = xy + \bar{x}z$~~

Proof

$$\begin{aligned} & xy + \bar{x}z + yz \\ &= xy + \bar{x}z + xyz + \bar{x}yz \\ &= xy(1+z) + \bar{x}z(1+y) \\ &= xy + \bar{x}z. \end{aligned}$$

e.g.  $x'y'z + yz + xz$ .

$$= z(x'y' + y + x)$$

$$= z[(x'y') (y + y') + x]$$

$$= z(x'y' + y + x)$$

$$= z.$$

## \* De Morgan's Law:

$$\overline{xy} = \overline{x} + \overline{y}$$

$$\overline{\overline{x} + \overline{y}} = \overline{x}\overline{y}$$

dual

expression.

complement

$$\overline{x} \cdot \overline{y}$$

$$x \cdot y$$

~~Imp~~ \* eg,  $(x+y) [x'(y'+z')]' + x'y + x'z'$

$$= (x+y) [x + (y'+z')'] + x'y' + x'z'$$

$$= (x+y) [x + \underline{yz}] + x'(y'+z')$$

$$= x + (yz) + x'y' + x'z'$$

$$= (x+x')(x+y') + yz + x'z'$$

$$= x+y' + yz + x'z'$$

$$= x + z' + y' + yz$$

$$= x + z' + y' + z$$

$$= 1.$$

## \* Canonical forms:

→ A product term which contains each of  $n$  variables as factors either in complemented or uncomplemented form, is called a minterm.

e.g.  $abc, ab'c$ .

→ A minterm given the value 1 for exactly one combination of the variables.

→ The sum of all minterms of  $f$  for which  $f$  assumes 1 is called canonical sum of products or disjunctive normal form.

$$ab + bc + ac \quad \text{SOP}$$

$$abc + \bar{a}bc \quad \text{Canonical SOP.}$$

→ To find canonical SOP, take the sum of product terms of literals when the function value is 1.

→ A sum term that contains each of  $n$  variables as factors either in complemented or uncomplemented form is called maxterm.

eg.  $(A + \bar{B} + C)(\bar{A} + B)$

→ A maxterm gives the value 0 for exactly one combination of the variable.

→ The product of all maxterms of  $f$  for which  $f$  assumes 0 is called canonical product of sums or conjunctive normal form.

$(A + B)(B + C)$ . POS.

$(A + B + C)(\bar{A} + \bar{B} + \bar{C})$  Canonical POS.

→ To find canonical POS form of  $f$ , take the maxterms of literals when value of  $f$  is 0.

* SOP minterm	$f$ is high (1)	$\Sigma$
POS maxterm	$f$ is low (0)	$\Pi$

e.g.

$$f(x, y, z) = x'y + z' + xyz.$$

To find CSOP.

1. Draw truth table & find.

2. AND by i.e.  $Z + \bar{Z}$   
(Expansion)

$$\begin{aligned} f(x, y, z) &= x'y(z+z') + z'(z+x')(y+y') + xyz \\ &\rightarrow x'yz + x'y\bar{z}' + xyz' + xy'z' + x'y\bar{z}' + xyz \\ &= \sum(0, 2, 3, 4, 6, 7). \\ &= \Pi(1, 5). \end{aligned}$$

### \* Functional Properties:

→ The CSOP or POS form of a switching function is unique.

→ Two switching functions

$f_1(x_1, \dots, x_n)$  &  $f_2(x_1, \dots, x_n)$  are said to be logically equivalent iff both have same value for each & every condition of  $(x_1, x_2, \dots, x_n)$ .

→ Two switching functions are equivalent if their POS & CSOP are identical.

## \* Number of Functions:

- $n$  - boolean variables.

Then no. of boolean expressions =  $2^{2^n}$ .

- $n$  - ternary variables.

Then no. of boolean functions =  $2^{3^n}$ .

- $n$  - Kary variables.

Then no. of  $m$ -ary functions =

$$m^k^n$$

\* Eg. How many boolean functions are possible with 3 variables s.t. there are exactly 3 minterms?  $\rightarrow {}^8C_3$ .

\* How many boolean functions are possible with 3 variables s.t. there are at most 3 minterms?  $\rightarrow {}^8C_0 + {}^8C_1 + {}^8C_2 + {}^8C_3$

\* Generally  ${}^2^R C_m$ . for  $k$  variables &  $m$  minterms.


\* Neutral Functions: No. of minterms = No. of maxterms

Same no. of 0's & 1's for functional value.


$n$  variables, the no. of ns -

$${}^{2^n}C_{\left(\frac{2^n}{2}\right)} = {}^{2^n}C_{2^{n-1}}$$

Eg. Find the boolean function that the following Venn Diagram represents -




\* Contact Representation:




→ Every boolean function can be represented with the help of serial & parallel contact.

→ Serial contacts are performing AND operation.

→ Parallel contacts are performing OR.



eg. Identify the boolean expression given by the circuit.



1. Find the valid forward path.
2. Perform OR among them.

Forward Path. : Any path starting from I/P & ending at O/P without forming a cycle.

Validity : No path should contain a variable in both true & complemented form.

$$AAB'C' + AABC + AABA + ABC \\ \cancel{+ ABA} + \cancel{AC'C} + \cancel{AC'A}$$

\* Eg. In the following simultaneous boolean expressions, what are the values of  $w, x, y, z$  ?

X a)  $\begin{smallmatrix} w & x & y & z \\ 0 & 0 & 0 & 1 \end{smallmatrix}$

X b)  $\begin{smallmatrix} w & x & y & z \\ 1 & 1 & 0 & 1 \end{smallmatrix}$

✓ c)  $\begin{smallmatrix} w & x & y & z \\ 0 & 1 & 0 & 1 \end{smallmatrix}$

X d)  $\begin{smallmatrix} w & x & y & z \\ 1 & 0 & 0 & 0 \end{smallmatrix}$

Substitute values.

## \* Nested Function.

Q.  $f(A, B) = A' + B$  then find

$$f(f(x+y, y), z)$$

$$\Rightarrow f(x+y, y) = (x+y)' + y$$

$$= x'y' + y$$

$$= (x'+y)(y'+y)$$

$$= x' + y$$

$$f(f(x+y, y), z) = xy' + z$$

$$\Rightarrow f(x'+y, z) = xy' + z$$

$$= (x'+y)' + z$$

## \* NAND

1. Identity.  $A \uparrow A \neq A$ .

$$A \uparrow B = \overline{A \cdot B}$$

2. Commutativity.  $A \uparrow B = B \uparrow A$

3. Associativity.  $A \uparrow (B \uparrow C) \neq (A \uparrow B) \uparrow C$

## \* Ex-OR

$$A \oplus B = \overline{A}B + A\overline{B}$$

1. Idempotency.  $A \oplus A \neq A$ .

2. Commutativity.

$$A \oplus B = B \oplus A$$

3. Associativity.

$$A \oplus (B \oplus C) = (A \oplus B) \oplus C$$

$$** \overline{B \oplus C} = \overline{B} \oplus \overline{C} = B \oplus \overline{C}$$

Imp.

## \* Ex - NOR.

$$A \odot B = AB + \bar{A}\bar{B}$$

1. Idem potency:  $A \odot A \neq A$

2. Commutativity:  $A \odot B = B \odot A$

3. Associativity:  $A \odot (B \odot C) = (A \odot B) \odot C$

$\overline{A \odot B} = A' \odot B \Rightarrow A \odot B'$

$\overline{A \oplus B} = A \oplus B = A' \oplus B = A \oplus B'$

$\overline{A \oplus B} = A \odot B = A' \oplus B = A \oplus B'$

\*  $\oplus \rightarrow 1$ , for odd no. of 1's

$\odot \rightarrow 1$ , for even no. of 0's

\*  $A \oplus B = \overline{A \odot B}$

$$A \oplus B \oplus C = \overline{A \odot B \odot C}$$

$$A \oplus B \oplus C \oplus D = \overline{A \odot B \odot C \odot D}$$

No. of inputs even  $\rightarrow$  complementary

No. of inputs odd  $\rightarrow$  identical

\* R' Maps. for XOR XNOR


<u><math>A \oplus B</math></u>	
$A$	$B$
0	0
1	1

<u><math>A \odot B</math></u>	
$A$	$B$
0	0
1	1

<u><math>A \oplus B \oplus C</math></u>	
$A$	$B$
0	00
1	01

$C$

00	01	11	10
1	1	1	1



$$A \oplus B \oplus C \oplus D.$$

	AB	CD	00	01	11	10
00			1			
01				1		
11					1	1
10			1		1	

$$A \odot B \odot C \odot D.$$

	AB	CD	00	01	11	10
00			1		1	
01				1	1	
11			1	1	1	
10			1		1	1

\* Imp.  $(A \oplus B \oplus C \oplus D) = (A \oplus B) \oplus (C \oplus D)$


1. No. of minterms = No. of maxterms

2. No. of 0's even  $\rightarrow \text{XNOR}$


No. of 1's odd  $\rightarrow \text{XOR}$ .

### \* Ex-OR

#### 1. Using NAND.




#### 2. Using NOR.




## \* Ex- NOR.

### 1. Using NOR.



### 2. Using NAND.



NAND NOR

Ex OR

4

5

EX NOR

5

4

## \* Functionally Complete Operations.

A set of operations is said to be functionally complete or universal iff every switching function can be expressed by means of operations in it.

→ The set  $\{+, \cdot, -\}$  is clearly functionally complete.

→ The set  $\{+, -\}$  is said to be functionally complete.

→ The set  $\{\cdot, -\}$  is also functionally complete.

### \* Examples.

$$1. f(A, B, C) = A' + BC'$$

$$\hookrightarrow f(A, A, A) = A' + AA' = A'.$$

$$f \left( \begin{array}{c} f(A, A, A) \\ \downarrow \\ A' \end{array}, B, \begin{array}{c} f(B, B, B) \\ \downarrow \\ B' \end{array} \right)$$

$$= (A')' + B (B')' = A + B.$$

So, functionally complete.

$$2. f(A, B) = A' + B.$$

$$f(A, A) = A' + A = 1$$

$$f(B, B) = 1.$$


$$f(A, 0) = \overline{A} + 0 = A'$$

$$f(f(A, 0), B) = (\overline{A}) + B = A + B.$$

It is not functionally complete fully.

It's partially functionally complete.

It takes support from 0.



$$3. f(A, B) = \bar{A}B.$$

$$f(A, A) = \bar{A}A = 0$$

$$f(B, B) = \bar{B}B = 0.$$

$$f(A, 1) = \bar{A} \cdot 1 = \bar{A}. \text{ NOT}$$

$$f(f(A, 1), B) = (\bar{A}) \cdot B.$$

Partially functionally complete.

$f(A, B) = A \cdot B$ . AND.

$$4. f(A, B, C) = AB + BC + CA.$$

No complement term in the expression.

So, it is not functionally complete.

(Complement can never be derived.)

(It cannot only be extracted.)

$$5. f(x, y) = \bar{x}y + x\bar{y}$$

$$f(x, x) = \bar{x}x + x\bar{x} = 0$$

$$f(y, y) = 0.$$

$$f(x, 1) = \bar{x} \cdot 1 + x \cdot 0$$

$= \bar{x}$ . NOT

Functionally complete.

$$f(x', y) = xy + \bar{x}\bar{y}$$

$$f(x, y') = \bar{x}\bar{y} + x\bar{y}$$

$$f(\bar{x}, \bar{y}) = x\bar{y} + \bar{x}y$$

## \* Self-Dual Functions.

$$f(A, B, C) = AB + BC + CA$$

$$\begin{aligned} f_d(A, B, C) &= \text{dual of } f \\ &= (A+B)(B+C)(C+A). \end{aligned}$$

		Dual	
		↓	↓
↓	↓	1	0
↓	↓	↓	↓
↓	↓	0	1
+	·	1	0
·	+	0	1

$$\begin{aligned} f(A, B, C) &= AB(C+C') + BC(A+A') + CA(B+B') \\ &= ABC + ABC' + A'BC + A'B'C. \end{aligned}$$

implying no. of minterms = 1 i.e.  $\frac{8}{2} = \frac{2^3}{2}$

→ Neutral fun<sup>n</sup>.

also, there is no mutually exclusive terms in CSOP.

→ Conditions: A boolean function is self dual if,

(i) It is neutral. (no. of minterms = no. of maxterms =  $\frac{2^n}{2}$ ,  $n \rightarrow$  no. of variables).

(ii) The function doesn't contain two mutually exclusive terms.

$$ABC \xrightarrow{\text{m.e.}} A'B'C'$$

$$AB'C \xrightarrow{\text{m.e.}} A'B'C'$$


⇒ No. of Self dual functions.

No. of variables =  $2^n$ .

Valid pairs =  $\frac{2^n}{2} = 2^{n-1}$ .

No. of functions possible =  $2^{2^{n-1}}$

$2 \times 2 \times \dots \times 2^{n-1}$  times =  $\underline{\underline{2^{2^{n-1}}}}$



$$SD \subseteq N$$

Every self dual f is neutral, but the reverse is not true.

Eg. Which of these is sd.

- $f(A, B, C) = \Sigma(0, 2, 3) \times$  Not neutral  
 $\Sigma(0, 1, 6, 7) \times$  Not satisfying 2nd cond.  
 $\Sigma(0, 1, 2, 4) \checkmark$   
 $\Sigma(3, 5, 6, 7) \checkmark$

\* If a self dual function is found, its complemented form of the minterms is also a self dual function.

i.e.  $f(A, B, C)$  is self dual,  
 $f(A', B, C)$  is also self dual.

So, self duality is closed under complementation.

#### \* Electronic Gate Networks.

- Electronic gates ~~naturally~~ generally receive voltages as inputs & produce <sup>no</sup> voltages as outputs.
- The precise values of these voltages are not significant towards determination of logical operation of gates.

- The significant point is that voltages are restricted to two ranges of values, high & low.

- Thus two valued variables may be used to represent these voltages.

- If we associate constant 1 with high V and 0 with  $-V_{low}$ , it is called positive logic system.

Reverse vs negative logic system.

Q. G'16 Let  $x_1 \oplus x_2 \oplus x_3 \oplus x_4 = 0$  where  $x_1, x_2, x_3, x_4$  are boolean variables &  $\oplus$  is XOR operator. Which of these must always be true?

a)  $x_1 x_2 x_3 x_4 = 0$

b)  $x_1 x_3 + x_2 = 0$

c)  $\bar{x}_1 \oplus \bar{x}_3 = \bar{x}_2 \oplus \bar{x}_4$  ✓

d)  $x_1 + x_2 + x_3 + x_4 = 0$

→ XOR - modulo 2 addition. Imp.

⊕

mod 2 addition.

$$\frac{A+B}{2} = 2k + R$$

$$0 \oplus 0 = 0$$

$$\frac{0+0}{2} = 0 + 0$$

$$0 \oplus 1 = 1$$

$$\frac{0+1}{2} = 0 + 1$$

$$1 \oplus 0 = 1$$

$$\frac{1+0}{2} = 0 + 1$$

$$1 \oplus 1 = 0$$

$$\frac{1+1}{2} = 1 \cdot 2 + 0$$

$$\text{Now, } \alpha_1 \oplus \alpha_2 \oplus \alpha_3 \oplus \alpha_4 = 0 \quad \leftarrow \begin{cases} \text{even no. of} \\ 1's. \end{cases}$$

$$\frac{\alpha_1 + \alpha_2 + \alpha_3 + \alpha_4}{4} = 4k + 0 \leftarrow$$

- i) for 0 no. of 1's it's true.
- ii) for 2 no. of 1's it's true
- iii) for 4 no. of 1's it's true.

Option A.  $\alpha_1 \alpha_2 \alpha_3 \alpha_4 = 0$

for 4 no. of 1's, it fails.

Option B  $\alpha_1 \alpha_3 + \alpha_2 = 0$ .

for  $\alpha_1 = 1, \alpha_3 = 1, \alpha_2 = 0, \alpha_4 = 0$ , it fails.

Option D  $\alpha_1 + \alpha_2 + \alpha_3 + \alpha_4 = 0$ .

for  $\alpha_1 = 1 = \alpha_2 = \alpha_3 = \alpha_4$ ; it fails.

Hence, C.  $\checkmark$  is 0 of AND.

Now,  $\bar{\alpha}_1 \oplus \bar{\alpha}_3 = \alpha_1 \oplus \alpha_3$  } Property.

$$\bar{\alpha}_2 \oplus \bar{\alpha}_4 = \alpha_2 \oplus \alpha_4$$

for all (i), (ii), (iii) it's satisfying.

$$\begin{array}{ccccc} \alpha_1 & \oplus & \alpha_3 & = & \alpha_2 \oplus \alpha_4 \\ 1 & & 1 & & 0 & 0 \\ 0 & & 0 & & 1 & 1 \\ 1 & & 0 & & 1 & 0 \\ . & & . & & . & . \\ . & & . & & . & . \end{array}$$

for all.

Q. G'06 Consider numbers represented in 4-bit gray code. Let  $h_3 h_2 h_1 h_0$  be the gray code representation of a number 'n' & let  $g_3 g_2 g_1 g_0$  be the gray code of  $(n+1)$  modulo 16 value of the number. Which one is correct?

a)  $g_0(h_3 h_2 h_1 h_0) = \sum (1, 2, 3, 6, 10, 13, 14, 15)$

b)  $g_1(h_3 h_2 h_1 h_0) = \sum (4, 9, 10, 11, 12, 13, 14, 15)$

c)  $g_2(h_3 h_2 h_1 h_0) = \sum (2, 4, 5, 6, 7, 12, 13, 15)$

d)  $g_3(h_3 h_2 h_1 h_0) = \sum (0, 1, 6, 7, 10, 11, 12, 13)$ .

→  $(n+1)$  modulo 16 is nothing but the next number of  $n$  for 4-bit gray code, as after 15 we want to get back to 0. That's why we use modulo operation.

Now,

$h_3 h_2 h_1 h_0$

$g_3 g_2 g_1 g_0$


We need to make  $g_3$  as a function of  $h_3 h_2 h_1 h_0$  of  $h_3 h_2 h_1 h_0$  for  $g_2, g_1, g_0$  so pick also right option.

1	g	1
2	g	2
3	g	3
4	g	4
5	g	5
6	g	6
7	g	7
8	g	8
9	g	9
10	g	10
11	g	11
12	g	12
13	g	13
14	g	14
15	g	15
	g	0

	$h_3$	$h_2$	$h_1$	$h_0$		$g_3$	$g_2$	$g_1$	$g_0$
0	0	0	0	0		0	0	0	1
1	0	0	0	1		0	0	1	1
2	0	0	1	1		0	0	1	0
3	0	0	1	0		0	1	1	0
4	0	1	1	0		0	1	1	1
5	0	1	1	1		0	1	0	2
6	0	1	0	1		0	1	0	0
7	0	1	0	0	$m_4$	0	1	0	0
8	1	1	0	0		1	1	0	1
9	1	1	0	1		1	1	1	1
10	1	1	1	1	$m_{15}$	1	1	1	0
11	1	1	1	0		1	0	1	0
12	1	0	1	0		1	0	1	1
13	1	0	1	1		1	0	0	1
14	1	0	0	1		1	0	0	0
15	1	0	0	0		0	0	0	0

row numbers  
not  
are representing  
the main term  
numbers.  
We have to  
derive them  
separately as  
it's not  
normal bm.  
code.

Write gray codes using mirror concept.



Now, taking options one by one,  
& checking them,

$$f_2(h_3, h_2, h_1, h_0) = \sum (2, 4, 5, 6, 7, 12, 13, 15)$$

## Minimization

\* Criteria to determine minimal cost:

1. Minimal no. of appearances of literals.
  2. Minimum no. of literals in SOP or POS expression.
  3. Minimum no. of terms in SOP expression, provided there is no other such expression with the same number of terms & fewer literals.
- \* Irredundant Expression.

An SOP expression from which no term or literal can be deleted without altering its logical value is called an irredundant or irreducible expression.

→ An irredundant expression is not necessarily minimal, nor the minimal expression always unique.

\* K-Map. A K-Map is a modified form of a truth table in which the arrangement of combinations is particularly convenient for minimization.

- Simplification.

1. A collection of  $2^m$  cells, each adjacent to m cells of collection is called a subcube, & the subcube is said to cover these cells.

2. Each subcube can be expressed by a product containing  $n-m$  literals where  $n$  is no. of variables on which function depends.

Any cell may be included in as many subcubes as desired.

3. A function  $f$  can be expressed as sum of those product terms which corresponds to subcubes necessary to cover all its '1' cells.

4. The number of product terms in the expression for  $f$  is equal to the no. of subcubes, while the no. of literals in each term is determined by size of corresponding subcubes.

Therefore to obtain a minimal expression, we must cover all '1' cells with smallest no. of subcubes such that each subcube is as long as possible.

\* Implicants: A switching function  $f(x_1, x_2, \dots, x_n)$  is said to cover  $g(x_1, \dots, x_n)$  denoted by  $f$  is superset of  $g$  if  $f$  assumes true value whenever  $g$  does.

$$f \supseteq g \\ \{0,1\} \supseteq \{1\}$$

	$g$	$f$
0	0	1
1	1	1
2	0	0
3	0	0

$g \rightarrow f$

- If  $f$  covers  $g$  &  $g$  covers  $f$ ,  $f$  &  $g$  are equivalent. If  $g$  has  $x$  minterms &  $g$  is a function of  $n$  variables, then no. of covering functions for  $g$  is  $2^{(2^n-x)}$ .

- If  $f$  covers  $g$ , then  $g$  is said to imply  $f$ . This is denoted by  $g \rightarrow f$ .  
 $g$  is implicant of  $f$ .

e.g.  $f(a,b,c) = ab + c$

here  $ab$  is implicant of  $f$   
 $c$  is implicant of  $f$ .

	$a$	$b$	$c$
00	0	1	1
01	1	0	1
11	1	1	0
10	1	0	0

Every subcube  
is an implicant.

\* Prime Implicant: An implicant  $P$  of a function  $f$  is said to be prime implicant if

- $P$  is a product term (i.e. subcube).
- Deletion of any literal from  $P$  results in a new product which is not covered by  $f$  i.e. a subcube cannot be part of any other subcube. It should be the longest possible subcube.

\* Essential Prime Implicant: A prime implicant  $P$  of a function  $f$  is said to be an essential prime implicant if it covers at least one minterm of  $f$  that is not covered by any other prime implicants.

E.g.

	1	0	1
	1	1	1
	1	1	1
	1	1	1
	1	1	1

$$PI \rightarrow S$$

$$EPI \rightarrow A.$$

1	1	1
1	1	1
1	1	1

$$\text{PI} \rightarrow 6$$

$$\text{EPI} \rightarrow 1.$$

1	1	1
1	1	1
1	1	1

$$\text{PI} \rightarrow 5$$

$$\text{EPI} \rightarrow 1.$$

(1)	(2)	
1	1	1
1	1	1
1	1	1
(3)	(4)	(5)
		(6)
		(7)
		(8)

$$\text{PI} \rightarrow 8$$

$$\text{EPI} \rightarrow 0$$

cyclic.

1	1	1
1	1	1

$$\text{PI} \rightarrow 6.$$


$$\text{EPI} \rightarrow 0.$$

cyclic.

### \* Procedure for obtaining minimal SOP:

1. Determine all essential prime implicants & include them in the minimal SOP.
2. Remove from list of prime implicants all those which are covered by essential prime implicants.
3. If the set determined in step 1, covers all the minterms of  $f$  then it is unique minimal expression, otherwise select the additional prime implicants so that the function  $f$  is covered completely & the total number & size of prime implicants added are minimal.

$$\text{Eg. } \sum(1, 5, 6, 7, 11, 12, 13, 15) = f(w, x, y, z)$$




PI chart

	1	5	6	7	11	12	13	15	
$\bar{w}\bar{y}z$	1	1							
$w\bar{x}\bar{y}$						1	1		
$wyz$					1				
$\bar{w}xy$			1	1					
$xz$	v	1	v	v	v	v	1	1	
No in this column except for $\bar{w}\bar{y}z$	1		$\bar{w}xy$		$wyz$	$\bar{w}xy$			

All minterms covered  
So, we need not go on.

Eg. Q. Which of the PI's are essential?



$\not\equiv A'B$

a)  $B'C, A'B$

b)  $A'C, A'B$

c)  $A'B, AB'$

d)  $A'B, AB', B'C$

\* Determining minimal POS.

Similar -

$+ \rightarrow \bullet$

$\bullet \rightarrow +$

$1 \Rightarrow \bar{x} \rightarrow x$

$0 \Rightarrow x \rightarrow \bar{x}$

Q. Find the no. of literals in minimum POS & SOP for

$$f(w, x, y, z) = \prod (1, 5, 6, 7, 11, 12, 13, 15)$$

→

	yz	00	01	11	10
wx	00	0	1	1	1
00	1	0	0	0	0
01	0	0	0	0	1
11	1	1	0	1	1
10	1	1	0	1	1

POS  
 $(\bar{w} + \bar{x} + y)(w + y + \bar{z})(\bar{w} + \bar{y} + \bar{z})(w + \bar{x} + \bar{y})$

SOP  
 $w\bar{x}\bar{y} + w\bar{y}\bar{z} + \bar{w}\bar{x}y + \bar{w}\bar{y}\bar{z}$

12 literals. Ans.

#### \* Don't Care Combinations.

→ A function is said to be completely specified if it is given 0 or 1 for every combination of i/p variables. There exists some functions which are not completely specified.

→ Combinations for which the value of a function is not specified are called don't care combinations.

→ The value of a function for its denoted by 'd'.

→ Since each don't care combination represents two values {0,1}, an incompletely specified function containing k don't care combinations corresponds to a class of  $2^k$  distinct functions.

→ Our task is to choose a function having minimal representation out of these  $2^k$  functions.


→ We could assign a 0 or 1 to a don't care combination in such a way to increase or decrease size of a subcube.

Eg.

AB \ CD	00	01	11	10
00	0	0	1	0
01	X	X	1	X
11	0	1	1	0
10	0	1	1	0

CD + AD:

Minimal SOP.



ab \ cd	00	01	11	10
00	1	1	1	1
01	X	1	X	0
11	X	1	X	0
10	1	0	0	X

ab \ cd	00	01	11	10
00	1	X	X	1
01	X			1
11				
10	1			X

Q. Which function does not implement the K'Map given?

xy \ wz	00	01	11	10
00	0	X	0	0
01	0	X	1	1
11	1	1	1	1
10	0	X	0	0

- a)  $(w+x)y$
- b)  $xy + yw$
- c)  $(w+x)(\bar{w}+y)(\bar{x}+y)$
- d) None

→ a)  $(w+x)y$  POS  
covers all zeroes

$wy + xy$ . SOP

b)  $xy + yw$  SOP.  
covers all 1's

$$c. (w+x)(\bar{w}+y)(\bar{x}+y) \quad \text{POS.}$$

$wz$	00	01	11	10
xy	00	$x$	0	0
	01	$x$	1	1
	11	1	1	1
	10	$x$	0	0

All 0's covered.

Ans. None.

Q How many minimal expressions are possible?

$AB$	00	01	11	10
$CD$	1	4	12	1
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

EPI.

PI - 4.

a	1	1	1	1	1	1	1	1
b	1	1	1	1	1	1	1	1
c	1	1	1	1	1	1	1	1
d	1	1	1	1	1	1	1	1

$\checkmark$        $\checkmark$

$a \rightarrow$  EPI.     $b \rightarrow$  EPI

C and d same size.

They are equal candidates to be included in SOP.

$$a+b+c \quad a+b+d$$

So, 2 minimal expressions are possible.

reduced PI

chart

	1	9
c	1	1
d	1	1

# \* Branching method for Cyclic functions

AB	CD	00	01	11	10		0	1	5	7	8	10	14.	15
		(1)					*	*						
		(1)	(1)	(1)	(1)				x	x				
									x	x				
										x			x	
										x	x			
									x	x				
										x	x			

Cyclic.

$A + C + G + B$ .

A has been covered. So, deleted rows & columns for A.

$B \rightarrow C$

~~G~~  $\rightarrow H$   $H \rightarrow G$

$B$  &  $H$  ~~G~~ cannot be needed. Cut them.

$F \rightarrow E$   $D \rightarrow E$ .

This was done with imitation from A.

We have to make this for B to H & find the minimal.

Q. Which of the following can be a prime implicant of  $f(A, B, C)$ ?

a)  $ab + c$

AB	00	01	11	10
0				
1	(1)	(1)	(1)	(1)

b)  $bc + a$

c)  $ac + b$

d)  $ab$

Q. Which cannot represent PI set of  $f(A, B, C)$ ?

a)  $\{ab, bc, ca\}$

b)  $\{bc'a, ba, bc\}$  as  $bc'a \rightarrow ba$ .

c)  $\{a', b, ac\}$

d)  $\{a'b', ab\}$

Q. What minterms have to be added to make the following a self-dual?  $\Rightarrow 4$

$$\rightarrow f(A, B, C, D) = A'B'C + (AC+B)D.$$

- i) minterm no. = maxterm no.
- ii) m.e. terms should not be present.

Pairable

$$(0, 15) \quad (1, 14) \quad (2, 13) \quad (3, 12) \quad (4, 11) \quad (5, 10) \quad (6, 9) \quad (7, 8)$$

$$f = A'B'C(D+D') + A(B+B')CD + (A+A')B(C+C')D.$$

$$\Rightarrow A'B'CD + A'B'CD' + AB.CD + AB'C'D + ABC'D + ABC'D'$$

2 terms missing

$$\text{we can add } (1, 3) \quad (11, 12) \quad (14, 3) \quad (1, 12).$$

Q. How many functions does  $f_1 \cdot f_2$  &

$f_1 + f_2$  represent?


$$\text{and } f_1(a, b, c) = \sum(0, 2, 4) + \sum\phi(3, 5, 7)$$

$$f_2(a, b, c) = \sum(2, 3) + \sum\phi(1, 6, 7).$$


	$f_1$	$f_2$	$f_1 \cdot f_2$	$f_1 + f_2$
0	1	0	0	1
1	0	x	0	x-
2	1	1	1	1
3	x	1	x-	1
4	1	0	0	1
5	x	0	0	x-
6	0	x	0	x-
7	x	x	x-	x-
			$2^2$	$2^4$
				Ans.

Q. The number of prime implicants, EPI & redundant PI for the function

$$f(A, B, C) = \sum(2, 5, 6, 7)$$



Q. A function  $f(A, B, C) = \sum(3, 5, 6)$  is minimised to  $(A + Bc)$ , then what are the don't cares?




Q. In a K-Map it was found that EPIs are covering all terms except 2 minterms. Those 2 minterms are in turn covered by 3 non-essential prime implicants each. What is the no. of minimal SOP expressions?

→  $EPI + \frac{3}{2} + \frac{3}{2}$  choices  
 ↓      ↓  
 2 minterms

$2 \times 3 = 9$  minimal expressions are possible.

Q. In a PI chart representing a boolean expression  $f(w, x, y, z)$  columns represent minterms & rows represent PI, identify P, Q, R, S, & a, b.

	0	1	5	6	7	8	a	b
P	✓	✓						
Q	✓						✓	
R		✓	✓					
S			✓	✓			✓	✓



$$f(A, B, C) = \Sigma(1, 2, 5, 6).$$

A	B	C	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

A	B	f
0	0	c
0	1	<del>1</del>
1	0	c
1	1	c'

A	0		1
	0	c	c
1	1	c'	

### \* Minimisation using VFM:

1. Set all the variables in the cell as 0 & obtain SOP expression.

2. a. Make one variable in the cell as 1 & obtain SOP by making earlier minterms (1's) as don't cares.

2. b. Multiply the above SOP with the concerned variable.

3. Repeat step 2 until all the variables in the cell are covered.

4. SOP of VFM is obtained by ORing the previous SOP expressions.

Eg.

AB		00	01	11	10
C		0	D	1	D'
		1	D	1	0
0	0				
1	0				

consider D & D' as separate variables.

Step 1.

AB		00	01	11	10
C		0	(1)	0	0
		1	0	1	0
0	0				
1	0				

$$\text{SOP} = A'B$$

Step 2.

AB		00	01	11	10
0	1	∅	0	0	
1	1	∅	0	∅	

$$A' \rightarrow A'D$$

AB		00	01	11	10
C	0	0	∅	1	1
1	0	∅	0	∅	

$$AC'$$

$$\rightarrow AC'D'$$

Step 3

$$\underline{A'B' + A'D' + AC'D'} \text{ Ans.}$$

B.  $f(A, B, C) = \sum(3, 5, 6, 7)$  is realised by following VEM, then find P, Q, R, S.

a	0	1
b	0	P    S
c	1	R    Q

a)  $P=0, R=S=C, Q=1$

b)  $P=Q=0, R=C, S=1$

c)  $P=0, Q=R=C, S=1$

d) None.

→

A	B	C	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

		f	VEM.
A	B		
0	0	0	P
0	1	0	R
1	0	0	S
1	1	1	Q

Q. How many variables are free in the expression denoted by the K-map (w, y)

wz	00	01	11	10
yz	00	1	1	0
01	1	0	0	1
11	1	0	0	1
10	0	1	1	0

$$(\bar{x}z + x\bar{z})$$

SOP

$$(a+z)(\bar{x}+\bar{z})$$

POS

Independent of w & y,  
both pos & SOP.

Q. Let  $f(w, x, y, z) = \sum(1, 2, 3, 5, 13) + \sum_{\phi}(6, 7, 8, 9, 11, 15)$  & let  $g(w, x, y, z)$  be the minimal POS. Are  $f$  &  $g$  identical?

SOP

	wx	00	01	11	10	$\phi$
yz	00					
00		1	1	1	$\phi$	
01	1	$\phi$	$\phi$	$\phi$	$\phi$	
11	$\phi$	$\phi$	$\phi$	$\phi$	$\phi$	
10	1	$\phi$				

$\phi = 0$

POS

	wx	00	01	11	10	$\phi$
yz	00	0	0	0	$\phi$	
00	0	0	0	$\phi$		
01	$\phi$	$\phi$	$\phi$	$\phi$		
11	$\phi$	$\phi$	$\phi$	$\phi$		
10	$\phi$	0	0	0		

$\phi = 1$

$$f = \sum(1, 2, 3, 5, 6, 7, 9, 11, 13, 15)$$

$f$  &  $g$  aren't identical.  $g = \sum(1, 2, 3, 5, 9, 13)$ .

- Q. Minimal expression represented by the map is free from
- 1 variable
  - 2 variables
  - 3 variables
  - dependent on all.


POS

	AB	00	01	11	10
CD	00	1	0	0	0
00	1	1	0	0	
01	1	1	1	1	
11	1	1	1	1	
10	1	1	1	1	

→ \* Both POS & SOP (minimal) will be independent of same variables if there are no don't cares.

$$\bar{A}D + C + \bar{A}\bar{B}$$

independent of none dependent on all.



- 1) PI
- 2) EPI
- 3) RPI
- 4) minimal SOP, POS
- 5) how many minimal expressions?

$$\rightarrow \text{PI} \rightarrow 6, \quad \text{EPI} \rightarrow 2, \quad \text{RPI} \rightarrow 6 - 2 = 4.$$

PI chart:-

	0	1	5	13	15	11	10	1	2	3	4	6	7	8	9	12	14	16
$P = \bar{A}\bar{C}D$	✓																	
$Q = \bar{A}\bar{B}\bar{C}$		✓		✓														
$R = B\bar{C}D$				✓	✓													
$S = ABD$					✓	✓												
$T = ACD$						✓												
$V = A\bar{B}\bar{C}$							✓											
EPI								✓										
$\bar{A}\bar{C}\bar{D}$									✓									
										✓								
											✓							
												✓						
													✓					
														✓				
															✓			
																✓		
																	✓	
																		✓

Ans (4)

(5)

5                  13                  15

$$(Q + R) \cdot (R + S) \cdot (S + T)$$

$$= QRS + QRT + QSS + QST + RRS + RRT + RSS + RST$$

$$= QRS + QRT + QS + QST + RT + RS + RST$$

— redundant —

3 minimal expressions.

\* NB. Don't cares are never included in the prime implicant chart..



$$Q. f_1(A, B, C) = \sum(0, 7) + \sum_{\phi}(1, 2, 5)$$

$$f_2(A, B, C) = \sum(0, 1, 3) + \sum_{\phi}(4, 7)$$

Find  $f_1 \cdot f_2$  &  $f_1 + f_2$  when minimised.

→

	$f_1$	$f_2$	$f_1 \cdot f_2$	$f_1 + f_2$
0	1	1	1	1
1	∅	1	∅	1
2	∅	0	0	∅
3	0	1	0	1
4	0	∅	0	∅
5	∅	0	0	∅
6	0	0	0	0
7	1	∅	∅	1





By inspection—

$$f_1 \cdot f_2 = \sum(0) + \sum_{\phi}(1, 7).$$

$$f_1 + f_2 = \sum(0, 1, 3, 7) + \sum_{\phi}(2, 5, 4)$$

Q. Consider a new boolean operation \*

defined as  $A * B = A' + B$ , then find



$$\rightarrow f_1 * f_2 = f_1' + f_2$$

AB

	00	01	11	10
0	1	0	1	1
1	1	1	1	1

$$\underline{C + \overline{B} + A} \quad \text{Ans.}$$

Q. Consider three three variable functions

$$f_1(P, Q, R) = \sum(0, 1, 3); f_2(P, Q, R) = \sum(3, 5, 7)$$

$$f_3(P, Q, R) = \sum(1, 3, 7). \quad \text{These functions are}$$

sharing 4 prime implicants A, B, C, D

(all of them are pairs) as shown

$f_1 -$

	00	01	11	10
0	1			
1	1	1		

$$\underline{P'Q' + P'R}.$$

A	*		
B		*	*
C	*		*
D		*	*

$$\underline{f_1, f_2, f_3}$$

$f_2 -$

	00	01	11	10
0				
1	1	1	1	1

$$\underline{\overline{QR} + PR}$$

$f_3 -$

	00	01	11	10
0				
1	1	1	1	1

$$\underline{P'R + QR}$$

$$C - P'R$$

$$B - QR$$

$$D - PR$$

$$A - P'Q'$$

Method 2.

	00	01	11	10
0	$f_1$			
1	$f_1 f_3$	$f_1 f_2$	$f_2 f_3$	$f_2$

$$P'Q'$$

$$P'R$$

$$QR$$

$$PR$$

# Design & Synthesis of


## Combinational Circuits

\* SOP — AND-OR realisation.

POS — OR-AND "



\* AND-OR / NAND-NAND realisation

SOP



$$\begin{array}{l} A \rightarrow \text{NAND} \\ B \rightarrow \text{NAND} \end{array} \quad \begin{array}{l} \bar{A} + \bar{B} \\ = (\bar{A}\bar{B}) \end{array}$$



NAND.




(., ~) are functionally complete.

\* OR-AND / NOR-NOR realisation



POS




(+, ~) are functionally complete.



Q. Identify min no. of two i/p NAND gates required to represent the following.



$$= \cancel{BAC} \cdot \cancel{B} \overline{C} \cdot \overline{(ABC)}$$




\* Find the no. of i/p NOR gates required to represent  $F(P, Q, R) = P + QR$ .

$$\rightarrow P + QR$$

$$= (P+Q)(P+R)$$


3 NOR gates.



\* Minimum no. of NOR gates required to implement  $x + xy + \bar{y}z$ .

$$\rightarrow x(1 + \bar{y} + \bar{y}z) = x. \quad \underline{0 \text{ NOR gates.}}$$


\* Half Adder. [Add 2 bits]




$$F_1 = P \oplus Q.$$

$$F_2 = PQ.$$

- Min. no. of NAND gates to implement XOR - 4.



- Min. no. of NOR gates to implement XNOR - 4




		Sum		Carry	
P	Q	$F_1$	$F_2$		
0	0	0	0		
0	1	1	0		
1	0	1	0		
1	1	0	1		

- XOR using NOR - 5 NOR gates


- XNOR using NAND - 5 NAND gates

## \* Half Subtractor:



P	Q	$F_1$	$F_2$
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	0

## \* Comparator:



$$f_1 = \bar{P}Q ; f_2 = \bar{P}\bar{Q} + P\bar{Q} ; f_3 = P\bar{Q}$$

P	Q	$F_2$	$F_1$	$F_3$
0	0	1	0	0
0	1	0	1	0
1	0	0	0	1
1	1	1	0	0

## \* Full Adder:

x	y	$\bar{z}$	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$\bar{x}$	$\bar{y}$	$\bar{z}$	s
0	0	0	0
1	1	1	1


$\bar{x}$	$\bar{y}$	$\bar{z}$	c
0	0	0	0
1	1	1	1

$$\begin{aligned}
 & xy + yz + zx \\
 &= z(x \oplus y) + xy.
 \end{aligned}$$

\* Logic circuits for digital systems may be  
combinational or sequential.


### Combinational Circuit

1. Time independent circuits that does not depend upon previous inputs to generate any output.
2. Speed is fast.
3. No feedback between input & output.
4. Elementary building blocks - logic gates.
5. Used for arithmetic as well as boolean operations.
6. Don't have capability to store any state.
7. e.g. Encoder, Decoder, MUX, DEMUX.



### Sequential Circuit

1. Circuits that are dependent on clock cycles & depends on present as well as past inputs to generate any output.
2. Speed is slow.
3. There's a feedback path between i/p & o/p.
4. Elementary building blocks flip-flops.
5. Used for storing data.
6. Have capability to store any state or to retain earlier state.
7. e.g. flip-flops, counters.



# \* BCD to XS-3 Code Converter.


Input BCD

Output XS-3 Code


A	B	C	D
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1

w	x	y	z
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
0	1	0	0
1	0	0	1
1	0	1	0


Don't care's




$$w = A + BC + BD \\ \Rightarrow A + B(C + D)$$



$$y = CD + C'D' \\ = CD + (C+D)'$$




$$\begin{aligned} x &= B'C + B'D + \\ &\quad BC'D' \\ &= B'(C+D) + \\ &\quad B(C+D)' \end{aligned}$$



$$z = -D'$$

logic diagram.




\* Binary Adder/Subtractor:

◻ Half Adder: Performs addition of

two bits.

$$\text{Sum, } S = \bar{x}y + xy' = x \oplus y$$

$$\text{Carry, } C = xy$$



x	y	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$(0+0) = 00 = 0$$

**☒ Full Adder :** Combinational circuit that forms the arithmetic sum of three bits.

Two of the input variables, denoted by  $x$  &  $y$ , represent the two significant bits to be added. Third input,  $z$ , represents the carry from the previous lower significant position.

$x$	$y$	$z$	$s$	$c$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$\rightarrow$   $s = x'y'z + x'y'z' + xy'z' + xyz$


$c = xy + xz + yz$

by K' Map

$\left. \begin{array}{l} s = x \oplus y \oplus z \\ c = xy + z(x \oplus y) \end{array} \right\}$


**☒ Binary Adder :** Digital circuit that produces the arithmetic sum of two binary numbers.

It can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of the next full adder in the chain.




Full Adder using two half adders


→ Ripple Carry Adder.



Input carry



4-bit adder



$$\text{eg. } \begin{array}{r} 1011 \\ + 0011 \\ \hline \end{array}$$

Input carry

Augend

Addend

Sum

Output carry

	3	2	1	0	
Input carry	0	1	1	0	$C_i$
Augend	1	0	1	1	$A_i$
Addend	0	0	1	1	$B_i$
Sum	1	1	1	1	$S_i$
Output carry	0	0	1	1	$C_{i+1}$

An  $n$  bit adder requires  $n$  full adders, with each output carry connected to the input carry of the next higher order full adder.

Problem with ripple carry adder is every carry has to wait for its previous carry input, generating delay.

→ Carry Lookahead Adder :

$$\begin{array}{r}
 \text{Carry} \\
 \hline
 \begin{array}{ccccccccc}
 & & & & & & & & C_0 \\
 & & & & & & & & \\
 A_3 & A_2 & A_1 & A_0 & & & & & C_1 = C_0 (A_0 \oplus B_0) + A_0 B_0 \\
 & & & & & & & & \\
 B_3 & B_2 & B_1 & B_0 & & & & & C_2 = C_1 (A_1 \oplus B_1) + A_1 B_1 \\
 & & & & & & & & \\
 \hline
 & & & & & & & & C_3 = C_2 (A_2 \oplus B_2) + A_2 B_2 \\
 S_3 & S_2 & S_1 & S_0 & & & & & C_4 = C_3 (A_3 \oplus B_3) + A_3 B_3
 \end{array}
 \end{array}$$

Carry generate

$$\left\{ G_i = A_i B_i \right.$$

$$\left. P_i = A_i \oplus B_i \right.$$

Carry propagate.

$$C_1 = C_0 P_0 + G_0$$

$$C_2 = C_1 P_1 + G_1$$

$$C_3 = C_2 P_2 + G_2$$

$$C_4 = C_3 P_3 + G_3$$



$$C_2 = C_1 P_1 + G_1 = (C_0 P_0 + G_0) P_1 + G_1$$

$$= C_0 P_0 P_1 + G_0 P_1 + G_1$$

$$C_3 = C_2 P_2 + G_2 = C_0 P_0 P_1 P_2 + G_0 P_1 P_2 + G_1 P_2 + G_2$$



$$C_4 = C_0 P_0 P_1 P_2 P_3 + G_0 P_1 P_2 P_3 + G_1 P_2 P_3 + G_2 P_3 + G_3$$

In terms of  $C_0$




## ☒ Half Subtractor.

A	B	D	$B_0$
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0



## ☒ Full Subtractor.

A	B	C	D	$B_0$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



ABC		For D.			
		00	01	11	10
0	0	0	1	1	1
0	1	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0

$$D = A \oplus B \oplus C.$$


For  $B_0$ .

ABC		For $B_0$			
		00	01	11	10
0	0	0	1	1	1
0	1	1	0	0	0


$$B_0 = BC + \bar{A}C + \bar{A}B$$

$$B_0 = \bar{A}C + C(\bar{A} \oplus B).$$


## ■ Four-bit adder-subtractor.



$$M=0, \quad B_i \oplus 0 = B_i$$



$$M=1, \quad B_i \oplus 1 = B_i'$$



$$(S_0 \oplus A_i) + 2^8 A_i = S_0$$

## \* BCD Adder.

Decimal	Binary					BCD					Sum.
	C*	S <sub>3</sub> *	S <sub>2</sub> *	S <sub>1</sub> *	S <sub>0</sub> *	C	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	
0	0	0	0	0	0	0	0	0	0	0	
1	0	0	0	0	1	0	0	0	0	1	
2	0	0	0	1	0	0	0	0	1	0	
3	0	0	0	1	1	0	0	0	1	1	
4	0	0	1	0	0	0	0	1	0	0	
5	0	0	1	0	1	0	0	1	0	1	
6	0	0	1	1	0	0	0	1	1	0	
7	0	0	1	1	1	0	0	1	1	1	
8	0	1	0	0	0	0	1	0	0	0	
9	0	1	0	0	1	0	1	0	0	1	
10	0	1	0	1	0	1	0	0	0	0	
11	0	1	0	1	1	1	0	0	0	1	
12	0	1	1	0	0	1	0	0	1	0	
13	0	1	1	0	1	1	0	0	1	1	
14	0	1	1	1	0	1	0	1	0	0	
15	0	1	1	1	1	1	0	1	0	1	
16	1	0	0	0	0	1	0	1	1	0	
17	1	0	0	0	1	1	0	1	1	1	
18	1	0	0	1	0	1	1	0	0	0	
19	1	0	0	1	1	1	0	0	0	1	

Same as  
Binary Sum.

Add 6 (0110) when —

$$C^* = 1$$

$$S_3^* (S_2^* + S_1^*) = 1$$

$$S_3^* \cdot S_1^* = 1$$

Output carry expression =


$$C^* + S_3^* S_2^* + S_3^* S_1^*$$

abcd, b'c'd'

↓  
↓  
↓  
↓

0/p carry



1



\* Binary Multiplier. : ( 2 bit , using HA)

$$A = A_1 \ A_0$$

$$B = B_1 \ B_0$$




$$\left\{ \begin{array}{l} P_0 = A_0 B_0 \\ P_1 = A_1 B_0 + A_0 B_1 \\ P_2 = A_1 B_1 + C_1 \\ P_3 = C_2 + A_0 B_1 \end{array} \right.$$

addition (binary)  
Not OR.  
mark (0110) = 6  
 $(P_3 + P_2) * P_1 * P_0$

$$(P_3 + P_2) * P_1 * P_0$$

$$P_1 * P_0 * P_3 * P_2$$

mark (0110) = 6  
one's complement




• A combinational circuit of binary multiplier with more bits can be constructed in a similar fashion. A bit of the multiplier is ANDed with each bit of the multiplicand in as many levels as there are bits in the multiplier. The binary output in each level of AND gates is added with the partial product of the previous level to form a new partial product. The last level produces the product.

• For  $J$  multiplier bits &  $K$  multiplicand bits, we need  $(J \times K)$  AND gates &  $(J-1)$   $K$ -bit address to produce a product of  $(J+K)$  bits.

→ example

-  $4 \times 3$   $3 \times 4$  bit multiplier.

multiplicand  
 $B_3 B_2 B_1 B_0$   
 multiplier  
 $A_2 A_1 A_0$



## \* Magnitude Comparator.

$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$

### Algorithm.

i) Equal if each bit of the binary numbers ~~are~~ is equal. The equality of each bit pair can be expressed with an XNOR function

as

$$x_i = A_i B_i + A_i' B_i'$$

$x_i = 1$  only if  $A_i$  &  $B_i$  are equal.

$$(A = B) = x_3 x_2 x_1 x_0$$

= 1 only if  $x_i$ 's are 1 i.e.

all bit pairs are equal.

ii) To determine inequality start from

the msb & look for inequality of bit pair. If bit pair has inequality -


a)  $\begin{cases} A_i = 1 \\ B_i = 0 \end{cases} \Rightarrow A > B$  (standard) ←

    msb + most significant bit

b)  $\begin{cases} A_i = 0 \\ B_i = 1 \end{cases} \Rightarrow A < B$  (standard) ←

$$(A > B) = A_3 B_3' + x_3 A_2 B_2' + x_3 x_2 A_1 B_1' + x_3 x_2 x_1 A_0 B_0'$$

$$(A < B) = A_3' B_3 + x_3 A_2' B_2 + x_3 x_2 A_1' B_1 + x_3 x_2 x_1 A_0 B_0.$$



### \* Decoders.

→ A decoder has a combinational circuit that converts binary information from  $n$  input lines to a maximum of  $2^n$  unique output lines.

### \* Encoder.

→ Combinational circuit that performs reverse operation of decoders. It has max  $2^n$  input lines &  $\leq n$  output lines.

## \* Multiplexer (MUX)

→ A multiplexer is an electronic circuit or switch that can connect one out of  $n$  inputs to output.

If has maximum  $2^n$  data inputs,  $n$  selection lines & single output line. Since there are  $n$  selection lines, there will be  $2^n$  possible combinations of zeros & ones.


→ It cannot change the logical level of the input ; it only provides the connection between i/p & o/p.

→ MUX is functionally complete, i.e. all boolean functions can be realised using MUX without any other gates.

→ Selection lines are used to decide the input line.

- 4x1 MUX : 4 data inputs -  $I_3, I_2, I_1, I_0$  ;  
2 selection lines -  $S_1, S_0$  &  
1 output line  $Y$ .

Block diagram




Characteristic table for  $4 \times 1$  MUX.  $\rightarrow$

Selection tones.		Output.
$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$


Characteristic equation -

$$Y = S_1' S_0' I_0 + S_1' S_0 I_1 + S_1 S_0' I_2 + S_1 S_0 I_3.$$

Circuit Diagram



$4 \times 1$  MUX symbol




•  $8 \times 1$  MUX :

We need two  $4 \times 1$  & one  $2 \times 1$  MUX  
to implement  $8 \times 1$  MUX.

Characteristic Table :

$S_2$	$S_1$	$S_0$	$Y$
0	0	0	$I_0$
0	0	1	$I_1$
0	1	0	$I_2$
0	1	1	$I_3$
1	0	0	$I_4$
1	0	1	$I_5$
1	1	0	$I_6$
1	1	1	$I_7$


Block diagram : (using  $4 \times 1$ )



•  $16 \times 1$  MUX : (using  $8 \times 1$  MUX)

We require two  $8 \times 1$  & one  $2 \times 1$  MUX to implement  $16 \times 1$  MUX.

Block diagram.




• MUX is functionally complete

i.e. we can implement  $(\cdot, \sim)$  or  $(+, \sim)$  from MUX.

Implementing Not.

$X$	$\bar{X}$	$f = \bar{X} \cdot 1 + X \cdot 0$
0	1	
1	0	$= \bar{X}$


So, we can implement NOT.



$$f = \bar{X} I_0 + X I_1$$

## Implementing AND

A	B	AB
0	0	0
0	1	0
1	0	0
1	1	1



$$f = \overline{B} I_0 + B I_1$$


$$f = \overline{B} \cdot (0) + B \cdot A = AB$$

$$\begin{aligned} AB &= BA \\ &= \overline{B}(0) + B \cdot A. \end{aligned}$$

So, we can implement AND.

## Implementing OR

A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	1



$$f = \overline{B} I_0 + B I_1$$

$$f = \overline{B}(A) + B \cdot (I) = \overline{B} \cdot A + B(A + \overline{A})$$

$$= (\overline{B} + A\overline{B})$$

$$= A + B.$$

$$\begin{aligned} A+B &= \\ &= \overline{A}B + A\overline{B} + AB \\ &= \overline{B}A + B(A+\overline{A}). \end{aligned}$$


So, we can implement OR.

So, MUX is functionally complete.

## • Implementing functions with MUX.

→ Implementing XNOR, (2 inputs).

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1



$$Y = A'B' + AB.$$

$$= A'B'(1) + A'B(0) + \\ AB'(0) + AB(1).$$

$$f = S_1'S_0'I_0 + S_1'S_0'I_1 + \\ S_1S_0'I_2 + S_1S_0I_3$$


When  $I_3 = 1, I_2 = 0, I_1 = 0, I_0 = 1$ , the  $4 \times 1$  MUX will act like XNOR of  $S_1$  and  $S_0$ .

→ Implementing 2 i/p function.

A	B	Y
0	0	1
0	1	0
1	0	1
1	1	0

$$Y = A'B' + AB'.$$


$$= A'B'(1) + A'B(0) + \\ AB'(1) + AB(0).$$



→ If we have  $2^n \times 1$  MUX, we can implement  $n$  variable function (using only one  $2^n \times 1$  MUX). We can implement more than one of 3 variables by  $4 \times 1$  MUXs.

→ Implementing 3 variable fun<sup>n</sup>.

A	B	C	$\gamma$	$\gamma = AB'C + A'B'C' + A'BC + ABC$
0	0	0	0	$= A'B'(C) + A'B(C' + C) + AB'(0)$
0	0	1	1	$+ AB(C)$
0	1	0	1	
0	1	1	1	
1	0	0	0	We need to get the output lines
1	0	1	0	by analysing the $\gamma$ as
1	1	0	0	
1	1	1	1	$f = I_0 S_1 S_0' + I_1 S_1' S_0 + I_2 S_1 S_0' + I_3 S_1' S_0$




→ To implement higher variable functions

we can use lower level MUX's in sequence. Then the output lines will come from MUX output lines.

→  $f(A, B, C) = \sum(1, 2, 4, 6, 7)$ . Implement.


$$\begin{aligned} f &= A'B'C + A'B'C' + AB'C' + ABC' + ABC \\ &= A'B'(C) + A'B(C') + AB'(C') + AB(C) \end{aligned}$$




# Design and Synthesis of Combinational Circuits. (Contd.)

## \* Multiplexer (Contd.)

- MUX with enable input.



→ e.g. Q. Minimise the function represented by following MUX.



$$\begin{aligned}
 f &= E(I_0 s_1' s_0' + I_1 s_1' s_0 + I_2 s_1 s_0' + I_3 s_1 s_0) \\
 &= z'(xyz' + xyz + yy'z' + y'y'z) \\
 &= z'(xy + y'z) \\
 &= xyz' \quad (\text{Ans})
 \end{aligned}$$

→ Q. Implement

$$F(A, B, C) = \sum(2, 3, 5, 6, 7)$$



a)  $S_1 = B, S_0 = C$

b)  $S_1 = C, S_0 = B$


$$f = A'B'C' + A'B'C + AB'C + ABC' + ABC$$

$$= B'C'(0) + B'C(A) + BC'(A'+A) + BC(A+A')$$

$$= B'C'(0) + B'C(A) + BC'(1) + BC(1)$$



→ Q. What is the function in canonical SOP?



Cascading MUX

$$g = \bar{B}A + B \cdot 1 = \bar{B}A + B$$

$$f = \bar{C}I_0 + CI_1$$

$$= \bar{C}(A\bar{B} + B) + CB$$


$$= A\bar{B}\bar{C} + BC\bar{C} + BC$$

$$= A\bar{B}\bar{C} + BC(A + \bar{A}) + BC(A + \bar{A})$$

$$= A\bar{B}\bar{C} + ABC + \bar{A}BC + ABC + \bar{A}BC$$

$$F(A, B, C) = \sum(2, 3, 4, 6, 7)$$

$\rightarrow Q_1$



$$g = x_1'(1) + x_1(0) = x_1' \quad \text{because } 0$$

$$h = x_2'(I_0) + x_2 I_1 = x_2' x_1' + x_2 x_1$$

$$f = x_1'(I_0) + x_1(I_1)$$

$$= x_1'(x_2' x_1' + x_2 x_1) + x_1 x_2$$


$$= x_1' x_2' + x_1 x_2$$

$$\therefore f = x_1 \odot x_2$$

EX-OR

EX-NOR

→ Q.



$$g = R'A + RB.$$

$$h = (R'A + RB)'P + (R'A + RB)Q,$$

$$= (R + A')(R' + B')P + AB'R' + BBR$$

$$= B'R'P + A'PR' + A'B'P' + AQR' + BBR.$$

$$= A'(PR' + B'P) + B'(PR + A'P) + BBR.$$

(Ans)

→ Q. How many  $4 \times 1$  MUX's are required to implement  $32 \times 1$  MUX?

→  $4 \times 1$  MUX can cover 4 input lines.

To cover 1 line we need  $\frac{1}{4}$  MUX.

To cover 32 input lines at level 1,  
we need  $32 \times \frac{1}{4} = 8$  MUX. (1st level)

To cover 8 lines,  $8 \times \frac{1}{4} = 2$  MUX (2nd level)

To cover 2 lines,  $2 \times \frac{1}{4} = \frac{1}{2}$  MUX  
 $\equiv 1$  MUX

∴ We require  $(8+2+1) = 11$  MUX ( $4 \times 1$ ).

$\rightarrow$  8, 64x1 MUX using 4x1 MUX.

$$\begin{aligned} 64 \text{ lines} & - 64 \times \frac{1}{4} = 16 \\ 16 \text{ lines} & - 16 \times \frac{1}{4} = 4 \\ 4 \text{ lines} & - 4 \times \frac{1}{4} = 1 \end{aligned} \quad \left. \begin{array}{l} \\ \\ \end{array} \right\} = 2 \text{ MUX we need.}$$

$\rightarrow$  Generalisation for expansion of MUX.

$M \times 1$  MUX using  $N \times 1$  MUX.

There are  $M$  input lines.

$N \times 1$  MUX can cover  $N$  lines

1 line can be covered by  $\frac{1}{N}$  MUX.

For first level,

$M$  input lines can be covered by  $\frac{M}{N}$  MUX( $N \times 1$ )

These  $\frac{M}{N}$  MUXs ( $N \times 1$ ) will create  $\frac{M}{N}$  lines

For second level,

$\frac{M}{N}$  i/p lines can be covered by  $\frac{M}{N^2}$  MUX( $N \times 1$ )

For third level,

$\frac{M}{N^2}$  i/p lines can be covered by  $\frac{M}{N^3}$  MUX( $N \times 1$ )

$\vdots$   
 $\frac{M}{N^{K-1}}$  i/p lines can be covered by  $\frac{M}{N^K}$  MUX( $N \times 1$ )

Now,

$$\frac{M}{N^K} \leq 1 \Rightarrow K \geq \log_N M$$

→ So, there are  $\log_N M$  levels, or more.

$$\therefore K = \lceil \log_N M \rceil$$

at least  $\lceil \rceil$

at most  $L \rfloor$


→ No. of MUXs needed =

$$\sum_{K=1}^{\lceil \log_N M \rceil} \left( \frac{M}{N^K} \right).$$

→ Assigning select times while expanding

MUX :

$8 \times 1$  using  $2 \times 1$ .



(Remember the  
order of S  
& I)

example -  $S_2 S_1 S_0 \equiv 110 \rightarrow I_6$


## \* Demultiplexer (DeMUX).

→ It performs opposite operation of MUX.

It has one input &  $2^n$  outputs where  $n$  is no. of select lines.

→ It is derived from MUX by joining all the inputs together and removing OR gate.

Characteristic Table -




$S_1 - S_0$	$O_0$	$O_1$	$O_2$	$O_3$
0 0	I	0	0	0
0 1	0	I	0	0
1 0	0	0	I	0
1 1	0	0	0	I

→ Switching by DeMUX.


DeMUX is mainly used in construction of switches.

→ Circuit Diagram for DeMUX -




→ Switching operation: (using 2x1 MUX & 1x2 DeMUX)



Transmitter End      Receiver End



When  $M=0 \rightarrow$  Straight connection




When  $M=1 \rightarrow$  Cross connection



A      B

A	B
0	0
0	1
1	0
1	1



## \* Decoder

→ Decoder is a combinational circuit that has  $n$  input lines and maximum of  $2^n$  output lines.

One of the outputs will be active high based on the combination of inputs present, when the decoder is enabled. That means decoder detects a particular code. The outputs of the decoder are nothing but the minterms of  $n$  input variables, when it is enabled.

→ A DeMUX can be converted to a decoder by setting  $I = 1$  & making the select lines as inputs.


→ Since a decoder provides all the minterms, we can implement any function in canonical SOP using OR gate.  
(AND-OR Realisation)

→ If all the AND gates of decoder are replaced with NAND gates, the decoder becomes active low. (AND-OR  $\leftrightarrow$  NAND-NAND)

$\rightarrow$  2 to 4 decoder.

Two inputs -  $A_1, A_0$

Four outputs -  $Y_3, Y_2, Y_1, Y_0$



Enable  $A_1 \quad A_0 \quad Y_3 \quad Y_2 \quad Y_1 \quad Y_0$

0 0 x x 0 0 0 0 0 0


1 0 x x 0 0 0 0 0 1

1 1 x x 0 0 0 0 1 0


1 1 1 1 0 0 0 1 0 0

$$Y_3 = E \cdot A_1 \cdot A_0 \quad | \quad Y_2 = E \cdot A_1 \cdot A_0' \quad | \quad Y_1 = E \cdot A_1' \cdot A_0 \quad | \quad Y_0 = E \cdot A_1' \cdot A_0'$$

Circuit diagram →



$\rightarrow Q.$




$$F = \Sigma(0, 2, 4, 6)$$

$$F = C'$$

		A	B	00	01	11	10
		C	0	1	1	1	1
0	1	0	1	1	1	1	1
		1					

$\rightarrow Q.$




$$F = \Sigma(0, 1, 4, 5)$$

$$F = B'$$

AND - OR.

		A	B	00	01	11	10
		C	0	1			
0	1	0	1				
		1	1				

$\rightarrow Q.$



$$F = \Pi(0, 1, 4, 5) = \Sigma(2, 3, 6, 7)$$

$$F = B,$$

$\rightarrow$  8-4-2-1 to 2-4-2-1 code using decoder.


A	B	C	D	W	x	y	z
8	4	2	1	2	4	2	1
0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	1
2	0	0	1	0	0	1	0
3	0	0	1	1	0	1	1
4	0	1	0	0	1	0	0
5	0	1	0	1	0	1	1
6	0	1	1	0	1	0	0
7	0	1	1	1	1	0	1
8	1	0	0	0	1	1	1
9	1	0	0	1	1	1	1

$$w = \sum(5, 6, 7, 8, 9) + \sum_{\phi}(10, 11, 12, 13, 14, 15)$$

$$x = \sum(4, 6, 7, 8, 9) + \sum_{\phi}(10, 11, 12, 13, 14, 15)$$

$$y = \sum(2, 3, 5, 8, 9) + \sum_{\phi}(10, 11, 12, 13, 14, 15)$$

$$z = \sum(1, 3, 5, 7, 9) + \sum_{\phi}(10, 11, 12, 13, 14, 15)$$



$\rightarrow$  ROM Implementation using decoder.

ROM can be used to realise combinational functions by storing appropriate values at appropriate locations.

Every ROM is expressed in terms of ROM matrix & decoder.


ROM matrix contains set of links & connections.

Half adder -

A	B	S	C
0	0	0	0
0	1	1	0
1	0	0	0
1	1	0	1

$$S = \Sigma(1, 2)$$

$$C = \Sigma(3).$$



- Burning

- Fusing

- Memory (Not reprogrammable once burned).

→ Implementing functions using decoder.

To implement  $n$  variable function

We need  $n \times 2^n$  decoder.

To implement  $m$  number of  $n$  var. functions there will be  $(2^n + m)$  connections &  $(2^n \times m)$  links.

$$\left( \frac{2^n + m}{2^n} \right) = \text{number of connections}$$


$$\left( 2^n \times m \right) = \text{number of links}$$

→ Implementing functions using decoder & MUX.


Taking example,

$$f(A, B, C) = \Sigma(0, 1, 5, 7).$$

using  $3 \times 8$  decoder,



To decrease number of connections, we can use MUX & a  $2 \times 4$  decoder




$$\begin{aligned} f = & A'B'C' + \\ & A'B'C + AB'C + \\ & ABC. \end{aligned}$$

→ If there are  $n$  number of decoders &  $m$  number of MUXs,


no. of connections =  $(2^m + 2^n)$ .

no. of links =  $(2^m \times 2^n)$ .

→ Using lesser inputs to decoders may decrease number of connections (not always).




→ Implementing functions with decoder with enable input :




Enable input just gets multiplied with the function.

$\rightarrow$   $3 \times 8$  decoder using  $1 \times 2$  decoder.



$\rightarrow$   $2 \times 4$  decoder using  $1 \times 2$  decoder.



$\rightarrow$   $6 \times 64$  decoder using  $3 \times 8$  decoder.

1  $3 \times 8$  decoder covers 8 o/p lines


1 o/p line is covered by  $\frac{1}{8}$  of decoder.

At the last level we need  $64 \times \frac{1}{8} = 8$  decoder.

These 8 decoders have 8 input enables.

To cover them we need  $8 \times \frac{1}{8} = 1$  decoder.

So, we need  $(8+1) = 9$   $3 \times 8$  decoders.



→ Expansion of Decoder in general.

Constructing  $(\log_2 m) \times m$  decoder using  $(\log_2 n) \times n$  decoder.

1  $(\log_2 n) \times n$  decoder covers  $n$  lines (o/p)

1 o/p line can be covered by  $\frac{1}{n}$  decoder.

To cover  $m$  o/p lines we need  $\frac{m}{n}$  decoders.  
(1st level).

These  $\frac{m}{n}$  decoders have  $\frac{m}{n}$  enable i/p's.

To cover  $\frac{m}{n}$  enables, we need  $\frac{m}{n^2}$  decoders.

For next level,  $\frac{m}{n^3}$  decoders.

Say, at  $k^{th}$  level from last we stop,

where we need  $\frac{m}{n^k}$  decoders.

Now,

$$\frac{m}{n^k} \leq 1 \Rightarrow k \geq \log_n m$$


∴ No of decoders needed =

$$\sum_{k=1}^{\log_n m} \left( \frac{m}{n^k} \right).$$


No. of levels. =  $\lceil \log_n m \rceil = \lceil \frac{\log_2 m}{\log_2 n} \rceil$

→ Expansion of Decoder by direct connection

4x16 using 3x8



5x32 using 3x8 & 2x4,




$m = 2^n, n = 2^y$        $x \times 2^x$  decoder using  
 $\lceil \frac{x}{y} \rceil$  levels       $y \times 2^y$  decoder

## \* Encoders.

→ Combinational circuit with  $2^n$  input lines & n output lines.

→  $4 \times 2$  Encoder.




$I_3$	$I_2$	$I_1$	$I_0$	$B_1$	$B_0$
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

$$B_1 = I_3' I_2' I_1' I_0 + I_3 I_2' I_1' I_0'$$

$$B_0 = I_3' I_2' I_1 I_0 + I_3 I_2' I_1 I_0'$$

→ Encoder along with Decoder  
to encode & decode -



→ Encoders ~~per~~ perform lossless compression.

→ Types of Encoders -

i) Non-priority ( Doesn't support simultaneous i/p activation )

ii) Priority ( Supports simultaneous i/p activation & used for interrupt servicing )

→ Due to static priorities, the lower priority i/p is exposed to starvation.

→ Priority Encoder :

$I_3$	$I_2$	$I_1$	$I_0$	$Y_1$	$Y_0$
0	0	0	0	x	x
0	0	0	1	0	0
0	0	1	x	0	1
0	1	x	x	1	0
1	x	x	x	1	1

↓  
higher priority       $I_3 > I_2 > I_1 > I_0$

$I_0$  ————— Priority Encoder —————  $Y_1$   
 $I_1$  ————— —————  $Y_0$   
 $I_2$  ————— —————  
 $I_3$  ————— —————

$I_3 I_2$	00	01	11	10
00	x	0	0	0
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$Y_1 = I_2 + I_3$$

Or by inspecting TT,  
$$Y_1 = I_2 I_3' + I_3 = I_2 + I_3$$

Similarly,


$$Y_0 = I_3' I_2' I_1 + I_3$$

$$Y_0 = I_3 + I_2' I_1$$

## → Decimal to BCD Encoder.

I/P            O/P

	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1




$$D = 8 + 9$$

$$C = 4 + 5 + 6 + 7$$


$$B = 2 + 3 + 6 + 7$$

$$A = 1 + 3 + 5 + 7 + 9$$



$\rightarrow$  Octal to Binary Encoder.

I/P	$B_2$	$B_1$	$B_0$	$B_2 = 4 + 5 + 6 + 7$
0	0	0	0	
1	0	0	1	$B_1 = 2 + 3 + 6 + 7$
2	0	1	0	
3	0	1	1	$B_0 = 1 + 3 + 5 + 7$
4	1	0	0	
5	1	0	1	
6	1	1	0	
7	1	1	1	



$\rightarrow$  Hexadecimal to Binary Encoder.


I/P	$B_3$	$B_2$	$B_1$	$B_0$	$B_0 = 1 + 3 + 5 + 7 + 9 + B + D + F$
0	0	0	0	0	
1	0	0	0	1	
2	0	0	1	0	$B_1 = 2 + 3 + 6 + 7 + A + B + E + F$
3	0	0	1	1	$B_2 = 4 + 5 + 6 + 7 + C + D + E + F$
4	0	1	0	0	
5	0	1	0	1	$B_3 = 8 + 9 + A + B + C + D + E + F$
6	0	1	1	0	
7	0	1	1	1	
8	1	0	0	0	
9	1	0	0	1	
A	1	0	1	0	
B	1	0	1	1	
C	1	1	0	0	
D	1	1	0	1	
E	1	1	1	0	
F	1	1	1	1	

# Sequential Circuits.

Ques


~~Asynchronous sequential circuits~~: Does not use clock signal but uses the pulses of the inputs. These are faster than synchronous sequential circuits. Difficult to design & o/p is uncertain.

Block diagram:



Synchronous sequential circuits: Uses clock signal & level inputs. Since they wait for the next clock pulse to arrive to perform the next operation, these circuits are ~~bit slower~~.

Block diagram:



Syn. Seq. CKt. Asyn. Seq. CKt.

diff. b/w b/w latches

1. Easy to design.

2. Clocked FF acts as

memory element.

3. Slower.

→ Latch works slower than

4. Status of memory element

is affected only at the active edge of clock, if

D/P is changed.

1. Difficult to design.

2. Time delay elements

or unclocked FF use

as memory elements.

3. Faster as clock not

present.

4. Status of memory

element will change

any time as soon as


D/P is changed.

Latches are used in asyn. seq. ckts. and

FFs are used in syn. seq. ckts.

# Sequential Circuits.


- \* In sequential circuits, the present output depends on the present input as well as past output(s).



- \* SR Latch: The basic storage element is called the latch. It latches 0 or 1.

→ NOR SR latch and NAND SR latch are two types.

Reset





Reset  $\Rightarrow Q = 0$

Set  $\Rightarrow Q = 1$

NOR SR latch.

With enable,





1 NOR Gate has two inputs - R & complement of present state  $Q(t)'$  & produces next state  $Q(t+1)$ .

2 NOR Gate has two inputs - S & present state,  $Q(t)$  & produces complement of next state.

- If  $S=1$ , next state  $Q(t+1)$  will be equal to 1 irrespective of present state  $Q(t)$ .
- If  $R=1$ , next state  $Q(t+1)$  will be equal to 0 irrespective of present state  $Q(t)$ .

$$\rightarrow S=0, R=1, Q=0, \bar{Q}=1.$$

$$S=0, R=0, Q=0, \bar{Q}=1. \text{ - Memory.}$$

$$\rightarrow S=1, R=0, Q=1, \bar{Q}=0.$$

$$S=0, R=0, Q=1, \bar{Q}=0 \text{ - Memory.}$$

$$\rightarrow S=1, R=1, Q=0, \bar{Q}=0. \text{ (Not used)}$$

$$S=0, R=0, Q=0, \bar{Q}=1 \}$$

$$Q=1, \bar{Q}=0 \}$$


At any time, only one of two inputs should be 1. If both inputs are 1, then the next state  $Q(t+1)$  value is undefined.

State Table | SR latch

S	R	$Q(++1)$	$Q(++2)$
0	0	$Q(+) = Q(+) = 0$	- Not used.
0	1	$Q(+) = 0$	$Q(+) = 1$
1	0	$Q(+) = 1$	$Q(+) = 0$
1	1	-	-


→ SR latch performs three types of functions such as hold (00), set (10), reset (01) based on input conditions.

→ NAND SR latch.



S	R	$Q$	$Q'$
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	as before memory.	

\* Clock :



$$f = \frac{1}{T}$$

→ Duty cycle (DC)


= ratio of ontime & total time period

$$= \frac{t_{on}}{t_{on} + t_{off}} \times 100\%,$$


$$\text{For } t_{on} = \frac{t}{2}, \quad DC = 50\%.$$

Clock is nothing but a signal that controls when the inputs should be taken, when the outputs are needed to change.

## \* Triggering Methods.



### i) Level triggering :



when the level is high , the memory is triggered (transition in memory)


### ii) Edge triggering :

→ Positive edge triggering.

When signal is going low to high , there is transition in memory .




→ Negative edge triggering



Method to minimize triggering noise

\* Flip-flop is a circuit that maintains a state until directed by input to change the state.

\* Difference between latch & flip-flop:




Only difference lies in the control input.

If it is only an enable input it acts as latch & if it is clock then it acts as flip-flop.

When there is enable, it is level triggered.

\* S-R flip-flop.:




$$S^* = \overline{S} + \overline{CLK}$$

$$R^* = \overline{R} + \overline{CLK}$$

represents edge-triggered.

CLK	S	R	Q	$\bar{Q}$
0	x	x	Memory	
1	0	0	Memory	
1	0	1	0	1
1	1	0	1	0
1	1	1	Not used	

↑ Truth Table



$S^*$	$R^*$	Q	$\bar{Q}$
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	Memory	

# Truth Table for SR FF

CLK	S	R	$Q_{n+1}$
0	x	x	$Q_n$
1	0	0	$Q_n$
1	0	1	0
1	1	0	1
1	1	1	Invalid

# Characteristic Table -

$CLK = 1$		
$Q_n$	S	R
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1


# Excitation Table -

$Q_n$	$Q_{n+1}$	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

$Q_n \backslash SR$	00	01	11	10
0	0	x	1	1
1	1	x	1	0


$$Q_{n+1} = S + Q_n \bar{R}$$

\* D Flip-Flop. (D for data)



# Truth Table

CLK	D	$Q_{n+1}$
0	x	$Q_n$
1	0	0
1	1	1



Program  
Initialization

Program  
Execution

Characteristic Table :

$Q_n$	D	$Q_{n+1}$
0	0	0
0	1	1
1	0	0
1	1	1


$$Q_{n+1} = D$$

Excitation Table

$Q_n$	$Q_{n+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

### \* JK flip-flop (Jack Kilby)

→ In SR flip-flop we can't use  $S=1, R=1$   
that's why we need JK flip-flop.



Truth Table.

CLK	J	K	$Q_{n+1}$
0	x	x	$Q_n$
1	0	0	$Q_n$
1	0	1	0
1	1	0	1
1	1	1	$\bar{Q}_n$ (toggle)

When  $J=1, K=1, CLK=1$ ,

$$Q_{n+1} = 0 - 1 - 0 - \dots$$

Called racing.

↑↑ for metastable state

[e.g. toggle state]

Characteristic  
Table

$Q_n$	J	K	$Q_{n+1}$
0	0	0	0
0	1	0	0
1	0	1	1
1	1	1	1
1	0	0	1
0	1	0	0
1	0	1	1
1	1	0	0

Excitation  
Table

$Q_n$	$Q_{n+1}$	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

$$J = \underline{Q_{n+1}}$$

$$K = \underline{\bar{Q}_{n+1}}$$

$$Q_{n+1} = \bar{Q}_n J + Q_n \bar{K}$$

→ Race Around Condition.

Racing - In JK flip-flop as long as clock is high for the input conditions J & K equals to the output changes or complements its output from  $1 \rightarrow 0$  &  $0 \rightarrow 1$ . This is called uncontrolled changing or racing.

Steps to avoid racing condition


in JK flip-flop -

i) If the clock ON or high time is less than the propagation delay of the flip-flop then racing can't be avoided. This is done by using edge triggering rather than level triggering.

$T/2 < \text{propagation delay of FF}$

[Duty cycle 50%]

ii) If the flip-flop is made to toggle over one clock period, then racing can be avoided. (This introduced the concept of Master Slave JK FF).




Toggling: Without the edge-triggering of the clock input, the circuit would continuously toggle between its two output states when both J & K were held high making it an astable device.

Toggling means the transition of output from  $0 \rightarrow 1$  or  $1 \rightarrow 0$ .


Racing is the fact that in a clock high time how many times the toggling happens.

## → Master Slave JK FF.


Master Slave operation is same as negative edge triggered JK FF.



Clock



\* T Flip-Flop. (T for toggling)



Truth Table

CLK	T	$Q_{n+1}$	Notes
0	X	$Q_n$	Settles to 0 if T=0
1	0	$Q_n$	Settles to 1 if T=1
1	1	$\overline{Q}_n$ (toggling)	Flips from 1 to 0

Characteristic  
Table

$Q_n$	T	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

Excitation  
Table

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

$$Q_{n+1} = Q_n \oplus T. \quad (\text{odd one's detector}).$$

$$T = Q_n \oplus Q_{n+1}$$

### \* Flip Flop Conversion.

→ Steps :

- i) Identify available & required FF.
- ii) Make characteristic table for required FF.
- iii) Make excitation table for available FF.
- iv) Write boolean expression for available FF.
- v) Draw the circuit.

→ eg. JK to D FF.

available - JK FF | Required - D FF

characteristics table  
of D FF.

$Q_n$	D	$Q_{n+1}$	J	K
0	0	0	0	X
0	1	1	1	X
1	0	0	X	1
1	1	1	X	0



excitation table  
of JK FF

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0


$$J = D$$

$$K = D'$$


## Advantage of Master-Slave JK FF over JK FF:



For the J-K flip-flop when CLK is 1 and  $J = K = 1$  and  $Q = 1$ , after a time interval  $\Delta t$  (propagation delay of FF) the output will change to  $Q = 0$ . Now, we have  $J = 1 = K$  and  $Q = 0$ . So, if  $\Delta t < T_p$  [ $T_p \rightarrow$  time of clock pulse when high] the output will change again to  $Q = 1$ . Hence, for the time duration of  $T_p$  of the clock pulse, the output will oscillate between 0 and 1. This uncontrolled changing of output is called racing and this is not wanted as the o/p is uncertain. Generally, the propagation delay of TTL gates is in the order of nanoseconds. So, if the clock pulse is of the order microseconds, output will change thousands of times.



For master-slave JK FF, master FF responds to the data input when the clock pulse is high whereas the slave flip-flop responds to the output of the master FF when clock is low. At any time, only one of the master and slave FFs works and slave always follows master FF. Thus, the final output changes only when the clock is low, when the data inputs are not effective (inputs to 5 & 6 don't change at the time of application of clock pulse). This way race-around condition is avoided & this is the advantage of m-s JK FF over JK FF.



JK to D FF conversion.

→ T FF to D FF conversion.

Ch. Table

D FF


$Q_n$	D	$Q_{n+1}$	T
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0

Exc. Table

T FF

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

$$T = Q_n \oplus D$$



→ SR FF to JK FF conversion.

Exc. Table  
SR FF

Ch. Table of  
JK FF.

$Q_n$	J	K	$Q_{n+1}$	S	R
0	0	0	0	0	x
0	0	1	0	0	x
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	x	0
1	0	1	0	0	1
1	1	0	1	x	0
1	1	1	0	0	1


$$S = \overline{Q_n}J$$

$$R = Q_nK$$

[by K' Map]

## Exci. Table SR FF

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	X	1
1	1	X	0




$$\begin{aligned} JK &\rightarrow SR \\ T &\rightarrow SR \end{aligned}$$

→ SR FF to T FF conversion.

$Q_n$	T	$Q_{n+1}$	S	R
0	0	0	0	X
0	1	1	1	0
1	0	1	X	0
1	1	0	0	1

$$S = \bar{Q}_n T$$


$$R = Q_n T$$




### \* Preset & Clear Inputs.

They are the direct inputs or overriding inputs or asynchronous inputs.

The synchronous inputs are S, R, J, K, D, T.



$\left. \begin{array}{l} \text{Preset-0, } Q_n = 1 \\ \text{Clear-0, } \bar{Q}_n = 1 \\ \Rightarrow Q_n = 0 \end{array} \right\}$   
 whatever be the value of CLK & synchronous i/p's.



Pr.	Cle.	$Q_n$
0	0	Not used
0	1	1
1	0	0
1	1	FF performs normally.

\* Counters: Counter is a sequential circuit that stores (and often displays) the number of times a particular event or process has occurred, often in relationship to a clock signal.

Counters are used in digital electronics for counting purpose, they can count specific event processing in the circuit.

For example, in UP counter, it increases count for every rising edge of clock.

Counters are used to provide accurate timing & control signals.

→ Counters are of two types →  
synchronous - all the flipflops respond to the same clock intervals.


asynchronous - the output of one FF (ripple) drives the clock of another FF.

→ Synchronous counters are faster.


→ Due to simplicity of design, asynchronous counters are used in IC fabrication.

→ Simplified version of synchronous counter is called shift counters.  
Basic element in shift counter is D FF.

Ring counter & Johnson counter are further simplified version of shift counter.





Asynchronous counters



Ring counter

$\rightarrow$  FF as divide-by-2 circuit.



CLK	$Q_B$	$Q_A$	
0 ( $\downarrow$ )	0	0	→ 0 <sup>th</sup> clock pulse
1 ( $\downarrow$ )	0	1	→ 1 <sup>st</sup>
2 ( $\downarrow$ )	1	0	→ 2 <sup>nd</sup>
3 ( $\downarrow$ )	1	1	→ 3 <sup>rd</sup>

For 4<sup>th</sup> clock pulse the 0<sup>th</sup> situation again.

So, the circuit works as 0 to 3 counter.

(To make 0-15 counter we need 4 flop-flops)

→ Difference between ripple & synchronous counters:

Ripple/  
asynchronous.

Synchronous.

1. FFs are connected in such a way that the Q/P of first FF drives the clock of next FF.

2. FFs are not clocked simultaneously.

3. Circuit is simple for more number of states.

4. Speed is slow as clock is propagated through number of stages.

1. There is no connection between Q/P of first FF & clock of next FF.

2. FFs are clocked simultaneously.

3. Circuit becomes complex as number of states increases.

4. Speed is high as clock is given at a same time.

→ UP counter

— counts to up 0-1-2-

DOWN

— counts to down 3-2-1-

\* Set, Reset, Preset, Clear.



Set -  $J=1, K=0 \Rightarrow Q=1, Q'=0$

Reset -  $J=0, K=1 \Rightarrow Q=0, Q'=1$

Preset - When  $J=1, K=0$ , output 0

Clear - When  $J=0, K=1$ , output will be 0

→ 3 bit Asynchronous UP counter.




Clock	$Q_C$	$Q_B$	$Q_A$	Decimal Equivalent
Initially	0	0	0	0
1st ( $\downarrow$ )	0	0	1	1
2nd ( $\downarrow$ )	0	1	0	2
3rd ( $\downarrow$ )	0	1	1	3
4th ( $\downarrow$ )	1	0	0	4
5th ( $\downarrow$ )	1	0	01	5
6th ( $\downarrow$ )	1	1	0	6
7th ( $\downarrow$ )	1	1	1	7
8th ( $\downarrow$ )	0	0	0	0

$2^n = 2^3 = 8$

8 states


$$\text{Maximum count} = 2^n - 1$$

→ 4 bit Asynchronous UP counter.



$$2^4 = 16 \text{ states}$$

$$2^4 - 1 = 15 \text{ maximum count.}$$



Clock	$Q_D$	$Q_C$	$Q_B$	$Q_A$	Decimal Equivalent
Initially	0	0	0	0	0
1st ( $\downarrow$ )	0	0	0	1	1
2nd ( $\downarrow$ )	0	0	1	0	2
3rd ( $\downarrow$ )	0	0	1	1	3
⋮	⋮	⋮	⋮	⋮	⋮
9th ( $\downarrow$ )	1	0	0	1	9
⋮	⋮	⋮	⋮	⋮	⋮
15th ( $\downarrow$ )	1	1	1	1	15



→ State diagram of a Counter.

2 bit up counter -

$$\text{Maximum count} = 2^2 - 1 = 3. \quad (11)$$


$$\text{No. of states} = 2^2 = 4.$$

State diagram





→ 3 bit Asynchronous Down counter.

Counts 7, 6, 5, 4, 3, 2, 1, 0.



OR -






Got by reversing low  $\leftrightarrow$  high of  
 $Q_A, Q_B, Q_C$  signal.

CLK	UP			DOWN			Decimal
	$Q_G$	$Q_B$	$Q_A$	$\bar{Q}_C$	$\bar{Q}_B$	$\bar{Q}_A$	
Initially.	0	0	0	1	1	1	7
1st ( $\downarrow$ )	0	0	1	1	1	0	6
2nd ( $\downarrow$ )	0	1	0	1	0	1	5
3rd ( $\downarrow$ )	0	1	1	1	0	0	4
4th ( $\uparrow$ )	1	0	0	0	1	1	3
5th ( $\downarrow$ )	1	0	1	0	1	0	2
6th ( $\downarrow$ )	1	1	0	0	0	1	1
7th ( $\downarrow$ )	1	1	1	0	0	0	0

For circuit 2.,  $Q_A = \bar{Q}_G + 1 = 1$




## \* 3 bit UP/DOWN Ripple Counter:

→ A mode control input ( $M$ ) is used to select either up or down mode.

In practice both up and down counters are combined into one.

→ A combinational circuit is required between each pair of FFs.



We will set the circuit as when the  $M=1$ , it will process down counting and when  $M=0$ , it will process up counting.  
 So,  $M=0 \rightarrow Q$  connected to next FF's clock.


$M=1 \rightarrow \bar{Q}$  connected to next FF's clock.

$M$	$Q$	$\bar{Q}$	$Y$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

$$Y = \overline{M}Q + M(\bar{Q})$$

~~$\Rightarrow \overline{M}Q + M\bar{Q}$~~

by K' Map



→ Decade (BCD) Ripple Counter.

Important points


1. Negative Edge triggered

$Q_s$  as CLK  
↓  
UP counter

Positive Edge triggered.

$\bar{Q}_s$  as CLK.  
↓  
DOWN counter

2. Cascading of counters.



mod MN.

No. of states in BCD counter =  $10 \times 10 = 100$ .

Maximum count =  $10 - 1 = 9$ .

A-DOM busses or software address bus Q.



Address Bus + Address Bus = Address Bus.

Q-DOM busses or software address bus Q.

Address Bus.

Address Bus + Address Bus = Address Bus.

## State diagram. MOD-16 using MOD-4




up counting

We need 4-bit ripple counter.

0011	CLK	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0100	Initially	0	0	0	0
0101	1st (↓)	0	0	0	1
0110	2nd (↓)	0	0	1	0
0111	3rd (↓)	0	0	1	1
1000	4th (↓)	0	1	0	0
1001	5th (↓)	0	1	0	1
1010	6th (↓)	0	1	1	0
1011	7th (↓)	0	1	1	1
1100	8th (↓)	1	0	0	0
1101	9th (↓)	1	0	0	1
1110		0	1	0	0

Decade counter.



→ Modulus of the Counter and

Counting up to particular value:

- 2-bit ripple counter is called MOD-4 or modulus-4 counter.
- 3-bit ripple counter is called MOD-8 counter.

$n \rightarrow \text{no. of bits} \Rightarrow \text{mod no.} = 2^n$ . (same as no. of states)

## • MOD-6 counter using MOD-8 counter.

MOD - 6

States 6

Max. count  
= 5.

000 0

001 1

010 2


011 3

100 4

101 5.

110 6

Cleare.



The NAND gate is going to reset the FFs as soon as 6 is arrived.

→ Designing Synchronous Counters.

Steps :

1. Decide the number of FFs.
2. Excitation table of FF.
3. State diagram & circuit Excitation table.
4. Obtain simplified equation using K' Map.
5. Draw the logic diagram.


• 2 bit Synchronous UP counters.

We need 2 flip-flops.

Excitation table for JK ff :

$Q_n$	$Q_{n+1}$	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0



State diagram:



Circuit Excitation table:

Present St.      Next, St.      For  $Q_1$       For  $Q_2$

$Q_1$	$Q_2$	$Q_1^*$	$Q_2^*$	$J_1$	$K_1$	$J_2$	$K_2$
0	0	0	1	0	x	1	x
0	1	1	0	1	x	x	1
1	0	1	1	x	0	1	x
1	1	0	0	x	1	x	1



Circuit diagram for

2 bit synchronous  
up counter.


## $\rightarrow$ 3-bit Synchronous UP Counter.

Number of FFs - 3      Usage - T FF

Excitation Table  
T FF

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

State diagram -




Circuit excitation table -

Present St.			Next St.			$T_C$	$T_B$	$T_A$
$Q_C$	$Q_B$	$Q_A$	$Q_C^*$	$Q_B^*$	$Q_A^*$			
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	0	1
1	0	0	1	0	1	0	1	1
1	0	1	1	1	0	0	0	1
1	1	1	0	0	0	1	1	1

$Q_B Q_A$	00	01	11	10
$Q_C$	0	0	1	0
	0	0	1	0

Similarly,  $T_B = Q_A$ .

$$T_A = 1$$



## $\rightarrow$ 3 bit UP/DOWN Synchronous Counter.

$\left\{ \begin{array}{l} M = 0 \rightarrow \text{UP} \\ M = 1 \rightarrow \text{DOWN} \end{array} \right.$  8 states.

M	$Q_C$	$Q_B$	$Q_A$	$Q_C^*$	$Q_B^*$	$Q_A^*$	$T_C$	$T_B$	$T_A$	$Q_n$	$Q_{n+1}$	T
0	0	0	0	0	0	1	0	0	1	0	1	1
0	0	0	1	0	1	0	0	1	1	1	0	1
0	0	1	0	0	1	1	0	0	1	1	1	0
0	0	1	1	1	0	0	1	1	1	1	1	1
0	1	0	0	1	0	1	0	0	0	1	1	1
0	1	0	1	1	1	0	0	1	1	1	1	1
0	1	1	0	1	1	1	0	0	0	1	1	1
0	1	1	1	0	0	0	1	1	1	1	1	1
1	0	0	0	1	1	1	1	1	1	1	1	1
1	0	0	1	0	0	0	0	0	1	1	1	1
1	0	1	0	0	0	1	0	0	0	1	1	1
1	0	1	1	0	1	0	0	0	1	1	1	1
1	1	0	0	0	0	1	1	1	1	1	1	1
1	1	0	1	1	0	0	0	0	0	1	1	1
1	1	1	0	1	0	1	0	1	0	1	1	1
1	1	1	1	1	1	1	1	0	0	0	1	1


		$T_C$				
		00	01	11	10	
M	$Q_B Q_A$	00	0	0	1	0
		01	0	0	1	0
M	$Q_B Q_A$	11	1	0	0	0
		10	1	0	0	0

$$T_C = \bar{M} Q_B Q_A + M \bar{Q}_B \bar{Q}_A$$

Similarly,

$$T_B = M \oplus Q_A = M \bar{Q}_A + Q_A \bar{M}$$

$$T_A = 1.$$




## → Ring Counter.

Typical application of shift register.


Only change in ring counter is the output of last FF is connected to the input of first FF.

Number of states for ring counter is equal to the number of FF's used.




ORI  
(overriding o/p - preset/clear).

ORI	CLK	$Q_0$	$Q_1$	$Q_2$	$Q_3$
0	x	1	0	0	0
1	1st ↓	0	1	0	0
1	2nd ↓	0	0	1	0
1	3rd ↓	0	0	0	1
1	4th ↓	1	0	0	0




The presetted 1 shifts 1 bit per clock cycle. Hence, the name ring counter.

→ Johnson's Counter. (Twisted / Switch Tail  
Ring Counter). Moebius counter




$$\text{No. of States} = 2 \times \text{no. of FF.}$$

CLR	CLK	$Q_0$	$Q_1$	$Q_2$	$Q_3$	
1	X	0	0	0	0	1
1	1	0	0	0	0	2
1	1	1	0	0	0	3
1	1	1	1	0	0	4
1	1	1	1	1	0	5
1	1	0	1	1	1	6
1	1	0	0	1	1	7
1	1	0	0	0	1	8
1	1	0	0	0	0	X



## \* Registers.

→ Flip-flop is 1-bit memory cell. To increase the storage capacity, we have to use group of FFs. This group of FFs is known as Register. The n-bit register consists of n number of FFs & is capable of storing n-bit word.



We use load line to prevent the change of data.

→ Load is of two types -

i) Synchronous - The FF is operational when the clock is high & load is high.

ii) Asynchronous - The FF is operational only when load is high.

When the load is low there will be no change of data.


## → Data Formats.

Data can be entered in

i) serial form - one bit at a time

ii) parallel form - all bits at a time

Parallel out.



→ Serial form - Temporal code

Parallel form - Spatial code

→ Classification of registers.

i) Depending on I/P & O/P.

a) SISO - Serial In Serial Out.

We enter the data in serial form & extract in serial form

b) SIPO - Serial In Parallel Out

c) PISO.

d) PIPO.

ii) Depending on application


a) Shift Register

b) Storage Register (PIPO).

→ Shift Register.

a) SISO

Shift Right Mode (Input is provided from left and stored value shifted to right)




CLK. We want to store (1111).

CLK	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	CLK	D <sub>in</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
Initially	0	0	0	0						
1st ↓	1	0	0	0		1	1	0	0	0
2nd ↓	1	1	0	0			1	1	1	1
3rd ↓	1	1	1	0				0	1	1
4th ↓	1	1	1	1				0	0	1


We need more than 4 clock pulses to have the data out.

b) SIPo Advantage of SIPo is we don't need more than 4 clock pulses to obtain the data and the data is out once the last clock pulse is reached.



c) PIPO (Storage register/buffer register).


Input:



output.

We require 1 clock pulse to store the data.

d) PISO



1. Load Mode : ( Shift/Load = 0 ).
2. Shift Mode. ( Shift/Load = 1 ).

In load mode,  $D_0 = B_0$ ,  $D_1 = B_1$ ,


$$D_2 = B_2, D_3 = B_3.$$

In shift mode,  $D_0 = B_0$ ,  $D_1 = Q_0$ ,

$$D_2 = Q_1, D_3 = Q_2.$$

(because of the combinational circuit).

## → Bidirectional Shift Registers.



When  $M = 1$ , shift right operation

When  $M = 0$ , shift left operation

$D_R \rightarrow$  Serial shift right input

$D_L \rightarrow$  Serial shift left input.

We can perform multiplication or division by this register.


## → Universal Shift Register.

If register has both the shift-right and shift-left capabilities along with the necessary input and output terminals for parallel transfer, then it is called shift register with parallel load or Universal Shift Register.

The most general shift register has all these capabilities :

1. A shift-right control to enable the shift-right operation of the serial input & output lines associated with the shift-right.
2. A shift-left control to enable the shift-left operation of the serial input & output lines associated with the shift-left.
- \*3. A parallel-load control to enable a parallel transfer of the  $n$  input lines associated with the parallel transfer.
4.  $n$  parallel output lines.
5. A clear control to clear the register to 0.
6. A CLK-input for clock pulses to synchronise all operations.

7. A control state that leaves the information in the register unchanged even though clock pulses are continuously applied.



Basic connections :

1. Zeroth pin of MUX is connected to the output pin of the corresponding FF.
2. 1st pin of MUX is connected to the o/p of the very-previous FF which facilitates the right shift.
3. 2nd pin of MUX is connected to the o/p of the very-next FF which facilitates the left shift.
4. 3rd pin of MUX is connected to the individual bits of the input data which facilitates parallel loading.
5. 4 MUXs have common selection lines.

Function table for universal shift register.

Mode Control		Register Operation.
$S_1$	$S_0$	
0	0	No change
0	1	Shift right
1	0	Shift left
1	1	Parallel load.


→ Shift Register Counters.

- i) Ring counter.
- ii) Johnson counter.

## \* Sequence Generator.

→ A sequence generator is a circuit that generates a desired sequence of bits in synchronisation with a clock.

A sequence generator can be used as a random bit generator, code generator & prescribed period generator.



Output of the next state decoder ( $Z$ ) is a function of  $Q_{N-1}, Q_{N-2}, \dots, Q_1, Q_0$ . This sequence generator is similar to a ring counter or a Johnson counter.

→ Design of a 4-bit Sequence Generator.

Consider design of a sequence generator to generate  $1001$ .

① To design, we first calculate number of FFs we need by this equation -

$$N \leq 2^n - 1$$

$n \rightarrow$  no. of FFs. (min.)


For  $1001$ ,

$$4 \leq 2^n - 1$$

$$n = 3$$

$N \rightarrow$  Length of sequence.

## State table building -



Given sequence is listed under  $Q_2$ , i.e.,  $Q$  of MSB FF, and the sequence under  $Q_1$  &  $Q_0$  are the same sequence delayed by one & two clock pulses respectively.

If any state repeats (one or more) then we add 1 more FF.

If the given sequence does not lead to distinct states, we need more FFs!!


Last column (Z) gives the serial input required at the shift register.

## ③ K' Map for serial input. —

		$Q_1, Q_0$	00	01	11	10
		$Q_2$	0	1	0	1
$Q_2$	0	X	1	0	X	
	1	1	X	X	0	

$Z = \overline{Q_1}$

## ④ Now, building the logic diagram —



## → Design of a 5-bit Sequence Generator.

Sequence - 10011.

1. No. of FFs needed.


$$5 \leq 2^n - 1$$

$$\Rightarrow n \geq 3$$


2. State table =

CLK	$Q_2$	$Q_1$	$Q_0$	Z
1	1	1	1	0
2	0	1	1	0
3	0	0	1	1
4	1	0	0	1
5	1	1	0	1

all distinct states  
 ↓  
 no more FFs needed



4. Sequence generator output.



→ Design of a 6-bit Sequence Generator.


(110101)

$$1. \quad 6 \leq 2^n - 1 \Rightarrow n \geq 3.$$

2. State Table

CLK	$Q_3$	$Q_2$	$Q_1$	$Q_0$	$Z$
	$Q_2^*$	$Q_1^*$	$Q_0^*$		
1	1	1	0	1	1
2	1	1	1	0	0
3	0	1	1	1	1
4	1	0	1	1	0
5	0	1	0	1	1
6	1	0	1	0	1


3.



$$Z = \bar{Q}_3 + \bar{Q}_1 + \bar{Q}_2 \bar{Q}_0$$

4.

Sequence generator o/p.



→ Sequence generator.       $0 \rightarrow 3 \rightarrow 5 \rightarrow 6 \rightarrow 0$ .


### 1. Excitation Table -

	Present St.			Next St.			FF	I/P's.				
	$Q_A$	$Q_B$	$Q_C$	$Q_{A+1}$	$Q_{B+1}$	$Q_{C+1}$	$J_A$	$K_A$	$J_B$	$K_B$	$J_C$	$K_C$
0	0	0	0	0	1	1	0	x	1	x	1	x
3	0	1	1	1	0	1	1	x	x	1	x	1
5	1	0	1	1	1	0	x	0	1	x	x	1
6	1	1	0	0	0	0	x	1	x	1	0	x

### 2. by K' Map.

$$\begin{aligned} J_A &= Q_B & J_B &= 1 & J_C &= \bar{Q}_B \\ K_A &= Q_B & K_B &= 1 & K_C &= \bar{Q}_B \end{aligned}$$

### 3. Logic Diagram.



Lock out condition: The logic states 001, 010, 100, 111 are not used here. If by chance, the counter happens to find itself in any of the unused states, its next state would be unknown. It may just be possible that the counter might go from one unused state to another & never arrive at a used state. A counter whose unused states have this feature is said to suffer from LOCK OUT.

To avoid lock out & make sure that at the starting point the counter is in its initial state or it comes to its initial state with few clock cycles, external logic circuitry is to be provided & so we design the counter assuming the next state to be the initial state from each unused states.



From the above state transition diagram, we can see that there are two unused states, S7 and S6.

So, we have to provide logic circuitry to detect the presence of S7 and S6 states and to force the counter to go to S0 state.

For this purpose, we will use an OR gate to detect the presence of S7 and S6 states.

The output of this OR gate will be connected to the enable input of a 3-to-8 decoder.

The output of the decoder will be connected to the enable input of a 3-to-8 decoder.

The output of this second decoder will be connected to the enable input of a 3-to-8 decoder.

The output of this third decoder will be connected to the enable input of a 3-to-8 decoder.

The output of this fourth decoder will be connected to the enable input of a 3-to-8 decoder.

The output of this fifth decoder will be connected to the enable input of a 3-to-8 decoder.

The output of this sixth decoder will be connected to the enable input of a 3-to-8 decoder.

The output of this seventh decoder will be connected to the enable input of a 3-to-8 decoder.

The output of this eighth decoder will be connected to the enable input of a 3-to-8 decoder.

The output of this ninth decoder will be connected to the enable input of a 3-to-8 decoder.

The output of this tenth decoder will be connected to the enable input of a 3-to-8 decoder.

# Memory and Programmable Logic.

\* A memory unit is a device to which binary information is transferred for storage and from which information is retrieved when needed for processing.

It is a collection of cells capable of storing a large quantity of binary information.

\* Types of memories -

i) Random access memory (RAM) : RAM stores new information for later use. RAM can perform both write and read operations. (Process of storing new information into memory is referred to as a memory write operation) (Process of transferring the stored information out of memory is referred to as a memory read operation).

ii) Read only Memory (ROM) : Suitable binary information is already stored inside memory & can be retrieved or read at any time. That, information can't be altered by writing.

\* Programmable Logic Devices (PLD).


An electronic component made of array of AND gates, array of OR gates that is used to build reconfigurable logic devices for digital circuits. Unlike a logic gate, that has a fixed function, a PLD has an undefined function at the time of manufacture. Before the PLD can be used in a circuit it must be programmed, that is, reconfigured.

Process of entering the information into these devices is known as programming (hardware programming - not software programming).

→ Advantages of using PLD are -

1. Reduced space requirements.
2. Reduced power requirements.
3. Design security.
4. Compact circuitry.
5. Short design cycle.
6. Low development cost.
7. Higher switching speed.
8. Low production cost for large-quantity production.

→ General structure of PLD -



→ Classification :-

1. PLA (Programmable Logic Array)
2. PAL (Programmable Array Logic)
3. PROM (Programmable ROM)
4. GAL (Generic Array Logic)
5. CPLD (Complex PLD)
6. FPGA (Field Programmable Gate Array)

Device type : Programmable AND array      Programmable OR array.

ROM

Fixed

Programmable

PLA

Programmable

Programmable

PAL

Programmable

Fixed





Conventional  
symbol





Array logic symbol

→ PLD Notation :

Cross-marked junctions represent the fusible joints while junctions with dots indicate permanent junctions that are not fusible.



All fuses are intact.




Fuse B is blown to obtain  $F = AC$ .

\* PROM : If ROM has programmable feature, then it is called PROM.

The user has the flexibility to program the binary information electrically once by using PROM programmer. Once a pattern is established for a ROM, it remains fixed even if the power supply to the circuit is switched off & then switched on again.


→ Block diagram -

product  
term lines



## \* Memory Arrays.

- Types - DRAM, SRAM, ROM.
- Two dimensional array of bit cells, where each bit cell stores one bit.
- An array with N address bits & M data bits
  - $2^N$  rows and M columns
  - array size :  $2^N \times M$  (depth x width).
- Example -  $2^2 \times 3$  bit-array.



$$\text{Number of words} = 2^2 = 4.$$

$$\text{Word size} = 3 \text{ bits.}$$

3-bit word stored at address 10 is 100.

$$\rightarrow \text{No. of words} = 2^N.$$

$$\text{Word size} = M.$$

$$\text{Address lines} = N$$

→ Address : Each bit combination of input variables is called an address. Address is essentially a binary number that denotes one of the minterms of  $n$  variables.

It is possible to generate  $p = 2^n$  number of distinct addresses from  $n$  number of input variables.

Word : Each bit combination of input variables forms respective bit combination at output lines. Each bit combination that is formed at output lines is called a word. Number of bits per word is equal to the number of output lines ' $m$ '.

→ Since there are  $2^n$  distinct addresses in a ROM, there are  $2^n$  distinct words which are stored in the device & an output word can be selected by a unique address.

The address value applied to the input lines specifies the word at output lines at any given time.


→ A ROM is characterised by the number of words  $2^n$  & number of bits per word  $m$  & defined as  $2^n \times m$  ROM.

→ A  $2^n \times m$  ROM. \*\*\*

Unit consists of  $2^n$  words of  $m$  bits each.

There are  $n$  input lines that form the binary numbers for 0 to  $2^n - 1$  for the address. The  $n$  i/p's are decoded into  $2^n$  distinct o/p's by means of a  $n \times 2^n$  decoder. Each output of the decoder is connected to one of the represents a

memory address. The  $2^n$  outputs are connected to each of the  $m$  OR gates. Each OR gate must be considered as having  $2^n$  inputs. Since each OR gate has  $2^n$  input connections & there are  $m$  OR gates, the PROM contains  $2^n \times m$  internal connections which are programmable.



→ A programmable connection between two lines is logically equivalent to a switch that can be either open or closed. Programmable connection is called a crosspoint. Various physical devices are used to implement crosspoint switches. One technology employs a fuse that normally connects the two points, but is opened or 'blown' by the application of a high-voltage pulse onto the fuse.

→ The hardware procedure that programs the ROM blows fuse links in accordance with a given truth table consisting of inputs and output addresses.

$I_{n-1} I_{n-2} \dots I_0$	$O_{m-1} O_{m-2} \dots O_1 O_0$
0 0 0	1 0 ... 1 0
0 0 1	0 1 ... 0 1
:	:

Every 0 listed in the truth table specifies the absence of a connection, and every 1 listed specifies a path that is obtained by a connection.

### → ROM applications :

- i) Realization of complex combinational circuits
- ii) Code conversion
- iii) Generating bit patterns
- iv) Performing arithmetic functions like multipliers
- v) Forming look-up tables for arithmetic functions.
- \* vi) Realization of multiple output combinational circuits with the same set of inputs.

### → Implementation of Combinational Logic Circuits.

Example - 1. Develop the boolean functions using ROM.

$$F_1(A, B, C) = \sum_m(0, 1, 2, 5, 7)$$

$$F_2(A, B, C) = \sum_m(5, 4, 6)$$

① Since there are 3 input variables, a ROM containing 3 to 8 decoder is needed. Since, there are two o/p functions, the OR array must contain at least 2 OR gates. That means, a  $2^3 \times 2$  ROM is needed.


(2) Truth Table.

Decimal Equivalent	I/P Variables			Outputs	
	A	B	C	$F_1$	$F_2$
0	0	0	0	1	0
1	0	0	1	1	1
2	0	1	0	1	0
3	0	1	1	0	0
4	1	0	0	0	1
5	1	0	1	1	0
6	1	1	0	0	1
7	1	1	1	1	0

(3)  $F_1 = \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}C + ABC.$

$F_2 = \overline{AB}C + A\overline{B}\overline{C} + A\overline{B}\overline{C}$

(4)



$F_1 = m_0 \cdot m_1$

$F_2 = m_2 \cdot m_3$

and

Example 2: Design a combinational circuit using ROM and the circuit accepts a 3-bit number & outputs a binary number equal to the square of the input number.

Truth Table -


Inputs			Outputs						Decimal
$A_2$	$A_1$	$A_0$	$B_5$	$B_4$	$B_3$	$B_2$	$B_1$	$B_0$	
0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	1	1
2	0	1	0	0	0	1	0	0	4
3	0	1	1	0	0	1	0	0	9
4	1	0	0	0	1	0	0	0	16
5	1	0	1	0	1	1	0	0	25
6	1	1	0	1	0	0	1	0	36
7	1	1	1	1	1	0	0	1	49

We note,  $B_2 = 0$  always

&  $B_0 = A_0$ .

So, we need to generate only 9 bits from ROM.

We need.  $2^3 \times 4$  ROM.



## → Types of ROM.


1. PROM - Manufacturer provides the PROM with all 0s or all 1s in every bit of stored words. Required links are broken by application of current pulses.
2. Erasable PROM - Can reconstruct the initial bit patterns of all 0s or all 1s, though it is already programmed for some bit configuration.
3. Electrically Erasable PROM (EEPROM).

Bit patterns are reset to their original state of all 0s or all 1s by applying a special electrical signal.

\* PLA : PLA is a fixed architecture logic device with programmable AND gates followed by programmable OR gates.

Advantage of PLA over ROM is, it does not provide all minterms, thus wastage of memory due to don't care addresses does not occur.


Disadvantage of PLA architecture has two sets of programmable fuses due to which PLA devices are difficult to manufacture, program & test.



## → Implementing combinational logic circuits

with PLA

1. Calculate no. of i/p buffers ( $\rightarrow \square$ ) from the number of variables.



$$\text{No. of i/p buffers} = \text{no. of variables.}$$

2. Find out the minimal SOP form of function from the truth table.

3. No. of programmable AND gates is equal to the number of unique minterms from the SOP expressions of the functions.

4. No. of programmable OR gates is equal to the number of function outputs.

→ Size of a PLA is specified by the number of inputs, the number of product terms & the number of outputs.

$$\text{No. of i/p lines} = n$$

$$\text{No. of minterms} = p \quad [\text{product terms}]$$

$$\text{No. of o/p lines} = m.$$

Then the no. of programmable links =

$$2n \times p + p \times m + m.$$

(Whereas that of ROM is  $2^n \times m$ )

→ Example 1. Implement combinational logic circuits for the following expressions —

$$F_1(A, B, C) = \Sigma(0, 1, 3, 4) \text{ and}$$

$$F_2(A, B, C) = \Sigma(1, 2, 3, 4, 5).$$

①

		BC	00	01	11	10
		A	0	1	1	1
		0	1			
		1	1			

$$F_1 = \bar{B}\bar{C} + \bar{A}C$$

		BC	00	01	11	10
		A	0	1	1	1
		0	1	1		
		1	1			

$$F_2 = \bar{A}B + A\bar{B} + \bar{A}C$$

There are 4 distinct product terms.  
( $\bar{B}\bar{C}$ ,  $\bar{A}C$ ,  $\bar{A}B$ ,  $A\bar{B}$ )

② In the PLA device we need 3 i/p lines as there are 3 variables.

③ We need 4 programmable AND gates.

④ As there are 2 output functions, we need 2 o/p lines.




Diagram.

Example 2. Implement the boolean functions using PLA (3x4x2)

$$F_1(A, B, C) = \Sigma(3, 5, 6, 7)$$

$$F_2(A, B, C) = \Sigma(0, 2, 4, 7)$$

①

	BC	00	01	11	10
A	0	.	.	1	.
	1	1	1	1	1

$$F_1 = AC + BC + AB$$

	BC	00	01	11	10
A	0	1	.	.	1
	1	1	.	1	.

$$F_2 = B'C' + A'C' + ABC$$


6 distinct minterms. So, we need 6 programmable AND gates.

Now,

$$F_1' = B'C' + A'C' + A'B' \quad | \quad F_2' = A'C + B'C + ABC'$$

If we select  $F_1'$  &  $F_2'$  as implementable SOP, we have 4 unique minterms. So, we should select  $F_1'$  &  $F_2'$  for implementation by 3x4x2 PLA. We can complement  $F_1'$  to get actual function  $F_1$ .

② Diagram →




\* PAL : PAL is a programmable logic device that has that has programmable AND array & fixed OR Array.

Advantage of PAL is that we can generate only the required product terms of Boolean function instead of generating all the minterms by using programmable AND gates.

Disadvantage of PAL is that only the AND array is programmable & thus not flexible as compared to PLA.

Inputs,



Programmable AND array.

Example 1. Realize following functions using PAL

$$F_1(A, B, C) = \sum(1, 2, 4, 5, 7)$$

$$F_2(A, B, C) = \sum(0, 1, 3, 5, 7)$$


	BC	00	01	10	11
A	0	1		1	
	1	1	1		

$$F_1 = AB' + AC + B'C + A'BC'$$

	BC	00	01	11	10
A	0	1	1	1	
	1	1	1	1	

$$F_2 = C + A'B'$$

We will need  $1 \times 2$  AND gates (4 for max no. of minterms on any function output & 2 for no. of functions).




PAL generate only required product terms as needed by user.

Example 2.

$$A = XY + XZ'$$

$(2 \times 2) = 4$  AND gates

$$B = XY' + YZ'$$




## \* Sequential Programmable Devices.

Include both gates and flip-flops and they can be programmed to perform a variety of sequential-circuit functions.

→ Major Types -

i) Sequential (or Simple) Programmable Logic Device (SPLD).

Includes flip-flops, in addition to AND-OR array, within the integrated circuit chip.




The configuration mostly used in an SPLD is the combinational PAL together with D FFs.

A PAL that includes FFs is referred to as a registered PAL.

Each section of an SPLD is called a macrocell, which is a circuit that contains a sum-of-products combinational logic function & an optional FF.

## ii) Complex Programmable Logic Devices (CPLD)


— Collection of individual PLDs on a single integrated circuit. The device consists of multiple PLDs interconnected through a programmable switch matrix. The switch matrix receives input from the I/O block & directs them to the individual macrocells.



## iii) FPGA — A VLSI circuit that can be programmed at the user's location

A typical FPGA consists of an array of millions of logic blocks, surrounded by programmable I/O blocks & connected together via programmable interconnections. A typical FPGA logic block consists of lookup tables, multiplexers, gates & FFs. A lookup table is a truth table stored in an SRAM & provides the combinational circuit functions for the logic block. The combinational logic section, along with a programmable multiplexer, is used to configure the input equations for the FF & the output of the logic block. The program can be downloaded either from a host computer

or from an onboard PROM. The program remains in SRAM until the FPGA is reprogrammed or the power is turned off. The device must be reprogrammed every time power is turned on.




### \* Random Access Memory (RAM).

→ Internal memory of the CPU for storing data, program & program result. It's read/write memory which stores data until the machine is working. As soon as the machine is switched off, data is erased.

→ Access time in RAM is independent of the address. RAM is volatile.

→ A memory unit stores binary information in groups of bits called words. A memory word is a group of 1's & 0's & may represent a number, an instruction, one or more alphanumeric characters or any other binary coded information.

→ The communication between a memory & its environment is achieved through data input & output lines, address selection lines, & control lines that specify the direction of transfer.



→ Each word in a memory is assigned an identification number, called an address, starting from 0 to  $2^K - 1$ , where K is the number of address lines.

→ Number of words in a memory with one of the letters -

$$\begin{array}{l|l}
 K = 2^{10} & 64K = 2^{16} \\
 M = 2^{20} & 2M = 2^{21} \\
 G = 2^{30} & 4G = 2^{32}
 \end{array}$$

→ Transferring a new word to be stored onto memory (write) →

1. Apply the binary address of the desired word to the address lines.
2. Apply the data bits that must be stored in memory to the data input lines.
3. Activate the write ~~out~~ input.

→ Transferring a stored word out of memory  
(read) :

1. Apply the binary address of the desired word to the address lines.
2. Activate the read input.

→ Two types of RAM →

1. SRAM - Static RAM. - The word static indicates that the memory retains its contents as long as power is being supplied. However, data is lost when the power gets down due to volatile nature. SRAM chips use a matrix of 6 transistors & no capacitors. Transistors do not require power to prevent leakage, so SRAM need not be refreshed on a regular basis. SRAM uses more chips than DRAM for same amount of storage, making manufacturing costs higher. SRAM is needed as cache memory & has very fast access.

SRAM is easier to use & has shorter read & write cycles.

Low density, low capacity, high cost, high speed, high power consumption.


2. DRAM - Dynamic RAM - DRAM must be continually refreshed in order to maintain the data. It is used for most system memory as it is cheap & small. All DRAMs are made up of memory cells that are composed of one capacitor & one transistor. DRAM stores the binary information in the form of electric charges on capacitors. The capacitors tend to discharge with time &

must be periodically recharged by refreshing the dynamic memory.

High density, high capacity, low cost, low speed, low power consumption.

→ Diagram of a  $1 \times 4$  RAM -

A memory with  $2^k$  words of  $n$  bits per word requires  $k$  address lines that go into  $K \times 2^k$  decoder.



# Data Converters.

\* The system that realises the conversion of analog signal to digital signal is referred to as an analog to digital converter or A/D converter or ADC.

→ Classification -

- i) Counter type ADC. ii) Successive approximation type iii) Flash or Parallel iv) Dual Slope or Integrating type v) Sigma-Delta ADC ( $\Sigma-\Delta$  ADC)

\* The system used for the digital to analog conversion of signal is called digital to analog converter or DAC or D/A converter.


→ Classification :

- i) Binary Weighted Resistor DAC.
- ii) R-2R Ladder DAC.


\* DAC.

• Binary Weighted Resistor DAC.

To convert  $n$  bit data we need upto  $2^n R$ . | Binary weights  $\dots 2^2 2^1 2^0$



e.g. 3 bit digital data - 1001




$$V_o = -\frac{R_f}{R_i} V_i = -\frac{R_f}{2^3 R_f} (-V_R) = \frac{V_R}{2^3}$$

→ Generally, o/p of the OP Amp,  $V_o =$


$$V_o = \left[ \frac{a_1}{2} + \frac{a_2}{2^2} + \dots + \frac{a_N}{2^N} \right] V_R$$

where,  $a_1$  is MSB and  $a_N$  LSB.


- R-2R Ladder DAC. (Voltage switched).



e.g. 3 bit digital data - 100




Considering Thevenin's Equivalents,




$$V_o = -\frac{R_f}{R_i} V_i = -\frac{3R}{3R} \left(-\frac{V_R}{2}\right) = \frac{V_R}{2} \text{ (Ans)}$$

e.g. 3 bit digital data = 010




$$V_m = \frac{(-V_R/2)2R}{4R} = -\frac{V_R}{4}$$

$$R_{Th} = R$$



$$V_{Th} = (-V_R) \frac{2R}{4R} = -\frac{V_R}{2}$$

$$R_{Th} = 2R \parallel 2R = R$$




→ Generally opamp of the op amp.

$$V_o = \left[ \frac{a_1}{2} + \frac{a_2}{2^2} + \dots + \frac{a_N}{2^N} \right] V_R$$

$a_1 \rightarrow \text{MSB}$

$a_N \rightarrow \text{LSB}$

• R-2R Ladder DAC (Current Switched).



$$I = \frac{V}{R_{\text{ref}}}$$

$$V_o = -I' R_f$$

$$I' = \left[ \frac{I}{2} + \frac{I}{4} + \frac{I}{8} \right]$$

For n-bit,

$$V_o = - \left[ \frac{a_N}{2} + \frac{a_{N-1}}{4} + \dots + \frac{a_1}{2^N} \right] I R_f$$

Eg.,  $N=5$ ,  $V=5V$ ,  $R=2k\Omega$ ,  $R_f=2k\Omega$ ,  $a_1=1$ ,  $a_2=a_3=0$ .

$$I = \frac{V}{R} = \frac{5V}{2k\Omega} = 2.5 \text{ mA}$$

$$I' = \frac{1}{2^3} 2.5 \text{ mA} = \frac{2.5}{8} \text{ mA}$$

$$V_o = - \left( \frac{2.5}{8} \text{ mA} \right) \cdot 2k\Omega = -0.5125 \text{ V. (Ans.)}$$

\* Different families of logic gates -

- i) Diode logic (DL) - uses diode to AND, OR.
- ii) Resistor-transistor logic (RTL)
- iii) Diode-transistor logic (DTL)
- iv) Transistor-transistor logic (TTL)
- v) Emitter-Coupled logic / Current Mode logic (ECL) (CML)

vi) Complementary Metal Oxide Semiconductor

vii) CMOS (Complementary Metal Oxide Semiconductor logic).

\* Fan In - The number of standard loads drawn by an input to ensure reliable operation.

Fan Out - The number of standard loads that can be reliably driven by an output, without causing the output voltage to shift out of its legal range of values.