


# IMAGER FPGA PORT DEFINITION

1/16/15



# IMAGER VHDL CODE FRAMEWORK

1/16/15

- Libraries Defined
- entity imager is port (  
define ports)
- architecture top of imager is
- type State\_img is (idle, readIQ, calcimg);
- Define signals
- TR-sw : Process -- SP05
- Tx hornsw : Process -- SP45
- Rx hornsw : Process -- SP16T
- VGA25MHz : Process -- clock for VGA
- VGA\_hor\_vert : Process -- Hsync, Vsync.
- main : process
- Idle
- readIQ
- calcimg