

Coverage Report - Group 17



100	- /\ ·						
3	⊕ ★ Memory Coverage	Testplan	100%	100%	100%	1	Clean
4	🚊 🔆 Control Coverage	Testplan	100%	100%	100%	1	Clean
4.1	j → Branch opcode	Testplan	100%	100%	100%	1	Clean
	j // // // // // // // // // // // // //	CoverPoint	100%	100%	100%	1	
	B) /imem pkg/imem transaction coverage/control operation/br opcode/op br	Cvg Bin	100%	-	100%	1	
	B /imem_pkg/imem_transaction_coverage/control_operation/br_opcode/op_jmp	Cvg Bin	100%	-	100%	1	
4.2		Testplan	100%	100%	100%	1	Clean
	imem_pkg/imem_transaction_coverage/control_operation/NZP_reg	CoverPoint	100%	100%	100%	1	
	// // imem_pkg/imem_transaction_coverage/control_operation/NZP_reg/zero_zero_zero	Cvg Ignore Bin	-	-	-	1	
	B /imem_pkg/imem_transaction_coverage/control_operation/NZP_reg/auto[1]	Cvg Bin	100%	-	100%	1	
	B /imem_pkg/imem_transaction_coverage/control_operation/NZP_reg/auto[2]	Cvg Bin	100%	-	100%	1	
	B /imem_pkg/imem_transaction_coverage/control_operation/NZP_reg/auto[3]	Cvg Bin	100%	-	100%	1	
	B /imem_pkg/imem_transaction_coverage/control_operation/NZP_reg/auto[4]	Cvg Bin	100%	-	100%	1	
	B /imem_pkg/imem_transaction_coverage/control_operation/NZP_reg/auto[5]	Cvg Bin	100%		100%	1	
	B /imem_pkg/imem_transaction_coverage/control_operation/NZP_reg/auto[6]	Cvg Bin	100%	-	100%	1	
	B /imem_pkg/imem_transaction_coverage/control_operation/NZP_reg/auto[7]	Cvg Bin	100%	-	100%	1	
4.3	★ PC control	Testplan	100%	100%	100%	1	Clean
4.4	⊕ ★ base control	Testplan	100%	100%	100%	1	Clean
4.5		Testplan	100%	100%	100%	1	Clean
4.6	⊕ 🔆 BR Field Cross with nzp	Testplan	100%	100%	100%	1	Clean
4.7	★★ BR Field Cross with pcoffset9	Testplan	100%	100%	100%	1	Clean
	→ J /imem_pkg/imem_transaction_coverage/control_operation	CoverGroup	100%	100%	100%	1	
5		Testplan	100%	100%	100%	1	Clean
5.1	■ 🖈 ALU test	Testplan	100%	100%	100%	1	Clean
5.2	j j ★ MEM test	Testplan	100%	100%	100%	1	Clean
	□ imem_test	Test	100%	100%	100%		
5.3	⊕ 🏡 Control test	Testplan	100%	100%	100%	1	Clean
5.4	i ja de ALL opcode test	Testplan	100%	100%	100%	1	Clean
	test top	Test	100%	100%	100%		
6	🚊 🔆 Code Coverage	Testplan	100%	100%	100%	1	Clean
6.1	☐ 🔆 RTL Core	Testplan	100%	100%	100%	1	Clean
	☐ //hdi_top/DUT	Instance	100%	100%	100%	1	
	_						

Covergroups



Test Ranking

```
# Ranking based on minimum number of tests.
# Ranking design tree path: "/*".
# Ranking 16 test(s).
#
# Rank TotalCov Testname
# -----
# 1 99.58 test_top
# 2 99.85 ctrl_test
# 3 99.96 alu_add_test
# 4 100.00 mem_ldr_test
# Reached set goal(s).
#
# Ranking summary:
# Total Contributing Tests = 4
# Total Non-Contributing Tests = 12
# Total Coverage = 100.00%
# Testplan Coverage = 100.00%
# Total CPU Time = 2.42 s
# Total SIM Time = 17440.00 ns
```