```
// Put private class variables here.
// Structure 1: Rename Map Table
// Entry contains: physical register mapping
// Structure 2: Architectural Map Table
// Entry contains: physical register mapping
// Structure 3: Free List
// Entry contains: physical register number
// Notes:
// * Structure includes head, tail, and their phase bits.
// Structure 4: Active List
// Entry contains:
//
// ---- Fields related to destination register.
// 1. destination flag (indicates whether or not the instr. has a
     destination register)
// 2. logical register number of the instruction's destination
// 3. physical register number of the instruction's destination
// ---- Fields related to completion status.
// 4. completed bit
// ---- Fields for signaling offending instructions.
// 5. exception bit
// 6. load violation bit
      * Younger load issued before an older conflicting store.
       This can happen when speculative memory disambiguation
//
//
        is enabled.
// 7. branch misprediction bit
//
     * At present, not ever set by the pipeline. It is simply
//
        available for deferred-recovery Approaches #1 or #2.
        Project 1 uses Approach #5, however.
//
// 8. value misprediction bit
//
      * At present, not ever set by the pipeline. It is simply
//
        available for deferred-recovery Approaches #1 or #2,
       if value prediction is added (e.g., research projects).
// ---- Fields indicating special instruction types.
// 9. load flag (indicates whether or not the instr. is a load)
// 10. store flag (indicates whether or not the instr. is a store)
// 11. branch flag (indicates whether or not the instr. is a branch)
// 12. amo flag (whether or not instr. is an atomic memory operation)
// 13. csr flag (whether or not instr. is a system instruction)
// ---- Other fields.
// 14. program counter of the instruction
// Notes:
// * Structure includes head, tail, and their phase bits.
// Structure 5: Physical Register File
// Entry contains: value
// Notes:
// * The value must be of the following type: uint64 t
```

```
// (#include <inttypes.h>, already at top of this file)
    // Structure 6: Physical Register File Ready Bit Array
   // Entry contains: ready bit
    // Structure 7: Global Branch Mask (GBM)
    // The Global Branch Mask (GBM) is a bit vector that keeps track of
   // all unresolved branches. A '1' bit corresponds to an unresolved
   // branch. The "branch ID" of the unresolved branch is its position
   // in the bit vector.
   // The GBM serves two purposes:
    // 1. It provides a means for allocating checkpoints to unresolved
         branches. There are as many checkpoints as there are bits in
         the GBM. If all bits in the GBM are '1', then there are no
    //
   //
         free bits, hence, no free checkpoints. On the other hand, if
    //
         not all bits in the GBM are '1', then any of the '0' bits
   //
         are free and the corresponding checkpoints are free.
    // 2. Each in-flight instruction needs to know which unresolved
         branches it depends on, i.e., which unresolved branches are
    //
    //
         logically before it in program order. This information
    //
         makes it possible to squash instructions that are after a
    //
         branch, in program order, and not instructions before the
         branch. This functionality will be implemented using
    //
    //
         branch masks, as was done in the MIPS R10000 processor.
         An instruction's initial branch mask is the value of the
         the GBM when the instruction is renamed.
   // The simulator requires an efficient implementation of bit vectors,
   // for quick copying and manipulation of bit vectors. Therefore, you
   // must implement the GBM as type "uint64 t".
   // (#include <inttypes.h>, already at top of this file)
   // The "uint64_t" type contains 64 bits, therefore, the simulator
    // cannot support a processor configuration with more than 64
    // unresolved branches. The maximum number of unresolved branches
   // is configurable by the user of the simulator, and can range from
   // 1 to 64.
    uint64 t GBM;
    // Structure 8: Branch Checkpoints
    // Each branch checkpoint contains the following:
    // 1. Shadow Map Table (checkpointed Rename Map Table)
   // 2. checkpointed Free List head pointer and its phase bit
    // 3. checkpointed GBM
   // Private functions.
    // e.g., a generic function to copy state from one map to another.
public:
   // Public functions.
    // This is the constructor function.
   // When a renamer object is instantiated, the caller indicates:
   // 1. The number of logical registers (e.g., 32).
    // 2. The number of physical registers (e.g., 128).
    // 3. The maximum number of unresolved branches.
         Requirement: 1 <= n branches <= 64.
   // 4. The maximum number of active instructions (Active List size).
   // Assert the number of physical registers > number logical registers.
   // Assert 1 <= n branches <= 64.
    // Assert n active > 0.
   // Then, allocate space for the primary data structures.
    // Then, initialize the data structures based on the knowledge
    // that the pipeline is intially empty (no in-flight instructions yet).
```

```
renamer(uint64 t n log regs,
   uint64 t n phys regs,
   uint64 t n branches,
   uint64 t n active);
// This is the destructor, used to clean up memory space and
// other things when simulation is done.
// I typically don't use a destructor; you have the option to keep
// this function empty.
~renamer();
// Functions related to Rename Stage.
// The Rename Stage must stall if there aren't enough free physical
// registers available for renaming all logical destination registers
// in the current rename bundle.
// Inputs:
// 1. bundle dst: number of logical destination registers in
     current rename bundle
// Return value:
// Return "true" (stall) if there aren't enough free physical
// registers to allocate to all of the logical destination registers
// in the current rename bundle.
bool stall reg(uint64 t bundle dst);
// The Rename Stage must stall if there aren't enough free
// checkpoints for all branches in the current rename bundle.
// Inputs:
// 1. bundle branch: number of branches in current rename bundle
// Return value:
// Return "true" (stall) if there aren't enough free checkpoints
// for all branches in the current rename bundle.
bool stall branch(uint64 t bundle branch);
// This function is used to get the branch mask for an instruction.
uint64 t get branch mask();
// This function is used to rename a single source register.
// Inputs:
// 1. log_reg: the logical register to rename
// Return value: physical register name
uint64 t rename rsrc(uint64 t log reg);
// This function is used to rename a single destination register.
// Inputs:
// 1. log_reg: the logical register to rename
// Return value: physical register name
uint64_t rename_rdst(uint64_t log_reg);
// This function creates a new branch checkpoint.
// Inputs: none.
// Output:
// 1. The function returns the branch's ID. When the branch resolves,
     its ID is passed back to the renamer via "resolve()" below.
//
// Tips:
// Allocating resources for the branch (a GBM bit and a checkpoint):
// * Find a free bit -- i.e., a '0' bit -- in the GBM. Assert that
// a free bit exists: it is the user's responsibility to avoid
    a structural hazard by calling stall branch() in advance.
```

```
// * Set the bit to '1' since it is now in use by the new branch.
// * The position of this bit in the GBM is the branch's ID.
// * Use the branch checkpoint that corresponds to this bit.
// The branch checkpoint should contain the following:
// 1. Shadow Map Table (checkpointed Rename Map Table)
// 2. checkpointed Free List head pointer and its phase bit
// 3. checkpointed GBM
uint64 t checkpoint();
// Functions related to Dispatch Stage. //
// The Dispatch Stage must stall if there are not enough free
// entries in the Active List for all instructions in the current
// dispatch bundle.
//
// Inputs:
// 1. bundle inst: number of instructions in current dispatch bundle
// Return value:
// Return "true" (stall) if the Active List does not have enough
// space for all instructions in the dispatch bundle.
bool stall dispatch(uint64 t bundle inst);
// This function dispatches a single instruction into the Active
// List.
//
// Inputs:
// 1. dest_valid: If 'true', the instr. has a destination register,
     otherwise it does not. If it does not, then the log_reg and
     phys_reg inputs should be ignored.
// 2. log reg: Logical register number of the instruction's
    destination.
// 3. phys reg: Physical register number of the instruction's
     destination.
// 4. load: If 'true', the instr. is a load, otherwise it isn't.
// 5. store: If 'true', the instr. is a store, otherwise it isn't.
// 6. branch: If 'true', the instr. is a branch, otherwise it isn't.
// 7. amo: If 'true', this is an atomic memory operation.
// 8. csr: If 'true', this is a system instruction.
// 9. PC: Program counter of the instruction.
// Return value:
// Return the instruction's index in the Active List.
//
// Tips:
// Before dispatching the instruction into the Active List, assert
// that the Active List isn't full: it is the user's responsibility
// to avoid a structural hazard by calling stall_dispatch()
// in advance.
uint64_t dispatch_inst(bool dest_valid,
                      uint64_t log_reg,
                      uint64_t phys_reg,
                      bool load,
                      bool store,
                      bool branch,
```

```
bool amo,
                     bool csr,
                     uint64 t PC);
// Test the ready bit of the indicated physical register.
// Returns 'true' if ready.
bool is ready(uint64 t phys reg);
// Clear the ready bit of the indicated physical register.
void clear_ready(uint64_t phys_reg);
// Functions related to the Reg. Read
// and Execute Stages.
// Return the contents (value) of the indicated physical register.
uint64_t read(uint64_t phys_reg);
// Set the ready bit of the indicated physical register.
void set ready(uint64 t phys reg);
// Functions related to Writeback Stage.//
// Write a value into the indicated physical register.
void write(uint64 t phys reg, uint64 t value);
// Set the completed bit of the indicated entry in the Active List.
void set_complete(uint64_t AL_index);
// This function is for handling branch resolution.
//
// Inputs:
// 1. AL index: Index of the branch in the Active List.
// 2. branch_ID: This uniquely identifies the branch and the
     checkpoint in question. It was originally provided
     by the checkpoint function.
// 3. correct: 'true' indicates the branch was correctly
     predicted, 'false' indicates it was mispredicted
     and recovery is required.
//
//
// Outputs: none.
//
// Tips:
// While recovery is not needed in the case of a correct branch,
// some actions are still required with respect to the GBM and
// all checkpointed GBMs:
// * Remember to clear the branch's bit in the GBM.
// * Remember to clear the branch's bit in all checkpointed GBMs.
//
// In the case of a misprediction:
// * Restore the GBM from the branch's checkpoint. Also make sure the
    mispredicted branch's bit is cleared in the restored GBM,
    since it is now resolved and its bit and checkpoint are freed.
// * You don't have to worry about explicitly freeing the GBM bits
    and checkpoints of branches that are after the mispredicted
    branch in program order. The mere act of restoring the GBM
    from the checkpoint achieves this feat.
// * Restore the RMT using the branch's checkpoint.
// * Restore the Free List head pointer and its phase bit,
// using the branch's checkpoint.
// * Restore the Active List tail pointer and its phase bit
// corresponding to the entry after the branch's entry.
    Hints:
//
```

```
You can infer the restored tail pointer from the branch's
        AL index. You can infer the restored phase bit, using
   //
   //
        the phase bit of the Active List head pointer, where
        the restored Active List tail pointer is with respect to
   //
        the Active List head pointer, and the knowledge that the
   //
        Active List can't be empty at this moment (because the
      mispredicted branch is still in the Active List).
   // * Do NOT set the branch misprediction bit in the Active List.
      (Doing so would cause a second, full squash when the branch
        reaches the head of the Active List. We don't want or need
   //
       that because we immediately recover within this function.)
   void resolve(uint64 t AL index.
            uint64_t branch_ID,
            bool correct);
   // Functions related to Retire Stage.
   // This function allows the caller to examine the instruction at the head
   // of the Active List.
   //
   // Input arguments: none.
   // Return value:
   // * Return "true" if the Active List is NOT empty, i.e., there
   // is an instruction at the head of the Active List.
   // * Return "false" if the Active List is empty, i.e., there is
      no instruction at the head of the Active List.
   //
   // Output arguments:
   // Simply return the following contents of the head entry of
   // the Active List. These are don't-cares if the Active List
   // is empty (you may either return the contents of the head
   // entry anyway, or not set these at all).
   // * completed bit
   // * exception bit
   // * load violation bit
   // * branch misprediction bit
   // * value misprediction bit
   // * load flag (indicates whether or not the instr. is a load)
   // * store flag (indicates whether or not the instr. is a store)
   // * branch flag (indicates whether or not the instr. is a branch)
   // * amo flag (whether or not instr. is an atomic memory operation)
   // * csr flag (whether or not instr. is a system instruction)
   // * program counter of the instruction
   bool precommit(bool &completed,
                     bool &exception, bool &load_viol, bool &br_misp, bool
&val misp,
                 bool &load, bool &store, bool &branch, bool &amo, bool &csr,
              uint64 t &PC);
   // This function commits the instruction at the head of the Active List.
   // Tip (optional but helps catch bugs):
   // Before committing the head instruction, assert that it is valid to
   // do so (use assert() from standard library). Specifically, assert
   // that all of the following are true:
   // - there is a head instruction (the active list isn't empty)
   // - the head instruction is completed
```

```
// - the head instruction is not marked as an exception
   // - the head instruction is not marked as a load violation
   // It is the caller's (pipeline's) duty to ensure that it is valid
   // to commit the head instruction BEFORE calling this function
   // (by examining the flags returned by "precommit()" above).
   // This is why you should assert() that it is valid to commit the
   // head instruction and otherwise cause the simulator to exit.
   void commit();
   // Squash the renamer class.
   //
   // Squash all instructions in the Active List and think about which
   // sructures in your renamer class need to be restored, and how.
   // After this function is called, the renamer should be rolled-back
   // to the committed state of the machine and all renamer state
   // should be consistent with an empty pipeline.
   void squash();
   // Functions not tied to specific stage.//
   // Functions for individually setting the exception bit,
   // load violation bit, branch misprediction bit, and
   // value misprediction bit, of the indicated entry in the Active List.
   void set exception(uint64 t AL index);
   void set_load_violation(uint64_t AL_index);
   void set branch misprediction(uint64 t AL index);
   void set value misprediction(uint64 t AL index);
   // Query the exception bit of the indicated entry in the Active List.
   bool get exception(uint64 t AL index);
};
```