

GVI KXZ7C01 Zynq Connectivity Kit

GTX IBERT Design Creation: Fiber Loop Back QuickStart

December 2017

Order Hardware:

https://detail.tmall.com/item.htm?id=562769965498

http://www.gvi-tech.com/products-fpga-kits

杭州言曼科技有限公司

Overview

- GVI KXZ7C01 Zynq Connectivity Kit Overview
- Software Requirements
- Create IBERT Design
- Hardware Setup
- Run IBERT with 10G Fiber Module
- References



GVI Zynq Connectivity Kit – KXZ7C01

4 x USB

RJ45 Gigabit Ethernet

QSFP+ 4x10Gbps.

Dual SFP+ interface. 2x10Gbps

Core Module (CXZ7100) FPGA: XC7Z100-2FFG900

HDMI

Extension Connector

USB UART



PCIE Gen2.0 x8

PL DDR3: 1GB, 32 bits width, 933MHz (1866Mbps) PS DDR3: 1GB, 32 bits width, 533MHz (1066Mbps)



Xilinx Software Requirement

Xilinx Vivado Design Suite (version 2016.4 is used for development)





IBERT Overview

Description

The LogiCORE Integrated Bit Error Ratio (IBERT) core is used to create a pattern generation and verification design to exercise the GTX transceivers. A graphical user interface is provided through the Vivado Hardware Manager.

Reference Design IP

LogiCORE IBERT Example Designs



Open Vivado

Start → All Programs → Xilinx Design Tools → Vivado 2016.4 → Vivado

Select Create New Project






Click Next






Set the Project name and location; check Create project subdirectory






- Select RTL Project
 - Select Do not specify sources at this time





Select the FPGA part number: xc7z100ffg900-2






Click Finish






Click on IP Catalog, double click IBERT 7 Series GTX under Debug & Verification






- Set the Component name: ibert_bank109
- Under the Protocol Definition tab, set the parameters as follows:






Under the Protocol Selection tab, set the parameters as follows:






Under the Protocol Selection tab, set the parameters as follows:






Review the summary and click OK






Click Generate





Compile Example Design

Right click on ibert_bank109 and select Open IP Example Design...





Compile Example Design

Set the location and click OK





Modify the Source Code

• In order to enable the TX circuit of the SFP module, the pin "SFPx_TX_DISABLE" need to be driven LOW. Add the following code into the file "example_ibert_bank109.v":

```
output phy0_tx_disable,
```

output phy1_tx_disable,

and

```
assign phy0_tx_disable = 1'b0;
```

```
assign phy1_tx_disable = 1'b0;
```

```
Erroject Summary X @example_IBERT_SFP_FiberModule_10G.v X
   E:/workspace/KXZ7C01/ProductCD/IBERT_SFP_FiberModule_10G/example/impor
        module example_IBERT_SFP_FiberModule_10G
岶
UI
          output
                        phy0 tx disable.
do
                        phy1_tx_disable,
          output
   25
          // GT top level ports
   26
          output [(4*°C_NUM_QUADS)-1:0]
                                             TXN 0,
×
          output [(4*°C_NUM_QVADS)-1:0]
                                             TXP_0,
   28
          input [(4*°C_NUM_QUADS)-1:0]
                                             RXN I,
          input [(4*°C_NUM_QUADS)-1:0]
                                             RXP I.
   30
                                             SYSCLKP I.
          input
   31
          input
                                             SYSCLKN_I,
   32
                 ['C REFCLKS USED-1:0]
                                                 GTREFCLKOP I.
          input
   33
                 ['C_REFCLKS_USED-1:0]
                                                 GTREFCLKON_I,
                 ['C_REFCLKS_USED-1:0]
                                                 GTREFCLK1P I.
          input ['C_REFCLKS_USED-1:0]
                                                 GTREFCLK1N_I
   36
   37
   38
   39
          // Ibert refclk internal signals
    40
                 ['C_NTUM_QUADS-1:0]
                                             gtrefclk0 i;
    41
    42
                  [ C_NUM_QUADS-1:0]
                                             gtrefclk1_i;
    43
                  ['C REFCLKS USED-1:0]
                                                 refclk0 i;
                 ['C_REFCLKS_USED-1:0]
                                                 refclk1_i;
          wire
                                             sysclk i;
    45
    46
            assign phy0_tx_disable = 1'b0;
    48
            assign phy1_tx_disable = 1'b0;
```



Modify the Source Code


 Add the constraints of phy0_tx_disable and phy1_tx_disable into the "example_ibert_bank109.xdc" file:

```
set_property PACKAGE_PIN C7 [get_ports phy0_tx_disable]
set_property IOSTANDARD LVCMOS15 [get_ports phy0_tx_disable]
set_property PACKAGE_PIN A9 [get_ports phy1_tx_disable]
set_property IOSTANDARD LVCMOS15 [get_ports phy1_tx_disable]
```



Compile Example Design


Click Generate Bitstream.






System Setup

 Set SW1 to OFF-OFF-ON-ON-OFF-OFF.
 This sets the frequency to 156.25MHz.



 Connect a loopback fiber into the 10G SFP+ module, and then plug the 10G SFP+ module into SFP+ 1 (in this demo, SFP+ 1 is used. It does not make difference to use SFP+ 0).







System Setup

 Connect the JTAG cable to the base board.





 Connect the power supplier.







Order Hardware: https://detail.tmall.com/item.htm?id=562769965498



Click "Open Target", and then click "Open New Target…"




In this dialog, choose "Local server", and then click "Next".






Choose the target FPGA, and then click "Next".






- Go to the "Hardware Manager" window.
- Right click on the FPGA, and then click "Program Device..."






In this dialog, choose the right bit file, and continue with "Program".





At this step, click "Yes".




If needed, set Vivado GUI layout to Serial I/O Analyzer





Configure "Serial I/O Analyzer" Window

In the "Serial I/O Analyzer" window, select "Serial I/O Links" Tab.





Configure Serial Links

 Reset the BERT, and then check the detected errors. In normal case, no error should be detected.





Reference

More design resources can be found :

www.gvi-tech.com

- How to Buy:
 - https://detail.tmall.com/item.htm?id=562769965498



