

# **GVI KXZ7C01 Zynq Connectivity Kit**

GTX IBERT Design Creation: QSFP+ 40G Fiber Loop Back QuickStart

December 2017

#### Order Hardware:

https://detail.tmall.com/item.htm?id=562769965498

http://www.gvi-tech.com/products-fpga-kits

杭州言曼科技有限公司

#### Overview

- GVI KXZ7C01 Zynq Connectivity Kit Overview
- Software Requirements
- Create IBERT Design
- Hardware Setup
- Run IBERT with 40G QSFP+ Fiber Module
- References



## GVI Zynq Connectivity Kit – KXZ7C01

4 x USB

RJ45 Gigabit Ethernet

QSFP+ 4x10Gbps.

Dual SFP+ interface. 2x10Gbps

Core Module (CXZ7100) FPGA: XC7Z100-2FFG900

**HDMI** 

Extension Connector

**USB UART** 



PCIE Gen2.0 x8

PL DDR3: 1GB, 32 bits width, 933MHz (1866Mbps) PS DDR3: 1GB, 32 bits width, 533MHz (1066Mbps)



## Xilinx Software Requirement

Xilinx Vivado Design Suite (version 2016.4 is used for development)





#### **IBERT Overview**

Description

The LogiCORE Integrated Bit Error Ratio (IBERT) core is used to create a pattern generation and verification design to exercise the GTX transceivers. A graphical user interface is provided through the Vivado Hardware Manager.

Reference Design IP

LogiCORE IBERT Example Designs



Open Vivado

Start → All Programs → Xilinx Design Tools → Vivado 2016.4 → Vivado

Select Create New Project






Click Next






Set the Project name and location.






- Select RTL Project
  - Select Do not specify sources at this time





Select the FPGA part number: xc7z100ffg900-2






#### Click Finish






Click on IP Catalog, double click IBERT 7 Series GTX under Debug & Verification






- Set the Component name: ibert\_bank110
- Under the Protocol Definition tab, set the parameters as follows:






Under the Protocol Selection tab, set the parameters as follows:






Under the Protocol Selection tab, set the parameters as follows:






Review the summary and click OK






Click Generate






## Compile Example Design

Right click on ibert\_bank110 and select Open IP Example Design...



## Compile Example Design

Set the location and click OK





### Modify the Source Code

In order to enable the TX circuit of the QSFP+ module, the following code need to be modified in the file "example\_ibert\_bank110.v":

```
output phy_reset_n,
output ModSelL,
output LPMode,
```

and

```
assign phy_reset_n = 1'b1;
assign ModSelL = dip_switches[0];
assign LPMode = dip_switches[1];
```

• 不需要关注拨码开关 SW8 1和2的开关位置,预留功能

```
E Project Summary X @ example ibert qsfp.v X
   E:/workspace/KXZ7C01/ProductCD/IBERI_QSFP_FiberModule_10G/exampl
         module example_ibert_qsfp
    23
           output
                         phy_reset_n,
                         ModSelL.
           output
                         LPMode.
           output
    26
           input [3:0] dip_switches,
           // GT top level ports
           output [(4*°C NUM QUADS)-1:0]
                                             TXN O.
           output [(4*°C_NUM_QUADS)-1:0]
                                             TXP 0.
           input [(4*°C_NUM_QUADS)-1:0]
                                             RXN_I,
    32
           input [(4*°C_NUM_QUADS)-1:0]
                                             RXP_I,
                                             SYSCLKP_I,
    33
           input
                                             SYSCLKN I,
           input
           input ['C REFCLKS USED-1:0]
                                                 GTREFCLKOP I.
           input ['C_REFCLKS_USED-1:0]
                                                 GTREFCLKON_I,
    37
           input ['C_REFCLKS_USED-1:0]
                                                 GTREFCLK1P_I,
           input ['C_REFCLKS_USED-1:0]
                                                 GTREFCLK1N I
    39
    40
           // Ibert refclk internal signals
    43
                  ['C_NUM_QUADS-1:0]
                                              gtrefclk0_i;
                   [ C_NUM_QUADS-1:0]
                                              gtrefclk1_i;
    45
                  ['C_REFCLKS_USED-1:0]
                                                 refclk0 i;
                  ["C REFCLKS USED-1:0]
                                                 refolk1 i;
    47
    48
                                             sysclk i:
           wire
           assign phy_reset_n = 1'b1;
           assign ModSelL = dip_switches[0];
    51
           assign LPMode = dip_switches[1];
```



### Modify the Source Code


 Add the constraints of phy0\_tx\_disable and phy1\_tx\_disable into the "example\_ibert\_bank109.xdc" file:

```
set_property PACKAGE_PIN E12 [get_ports phy_reset_n]
set_property IOSTANDARD LVCMOS18 [get_ports phy_reset_n]
set_property PACKAGE_PIN G17 [get_ports ModSelL]
set_property IOSTANDARD LVCMOS18 [get_ports ModSelL]
set_property PACKAGE_PIN G16 [get_ports LPMode]
set_property IOSTANDARD LVCMOS18 [get_ports LPMode]
```



# Compile Example Design


Click Generate Bitstream.





#### System Setup

 Set SW1 to OFF-OFF-ON-ON-OFF-OFF.
 This sets the frequency to 156.25MHz.



 Connect a loopback fiber into the 40G QSFP+ module, and then plug the 40G QSFP+ module into the QSFP+ connector.



## System Setup

 Connect the JTAG cable to the base board.





 Connect the power supplier.







Order Hardware: <a href="https://detail.tmall.com/item.htm?id=562769965498">https://detail.tmall.com/item.htm?id=562769965498</a>



Click "Open Target", and then click "Open New Target…"




In this dialog, choose "Local server", and then click "Next".






Choose the target FPGA, and then click "Next".






- Go to the "Hardware Manager" window.
- Right click on the FPGA, and then click "Program Device..."






In this dialog, choose the right bit file, and continue with "Program".





At this step, click "Yes".




If needed, set Vivado GUI layout to Serial I/O Analyzer





# Configure "Serial I/O Analyzer" Window


In the "Serial I/O Analyzer" window, select "Serial I/O Links" Tab.





#### Check Bit Error Rate of the Links

 Reset the BERT, and then check the detected errors. In normal case, no error should be detected.





#### Reference

More design resources can be found :

www.gvi-tech.com

- How to Buy:
  - https://detail.tmall.com/item.htm?id=562769965498



