



# GVI KXZ7C01 Zynq Connectivity Kit

PCIe x8 Gen2 DMA Demo, ver. 2.2.2

QuickStart

December 2017

Order Hardware:

<https://detail.tmall.com/item.htm?id=562769965498>

<http://www.gvi-tech.com/products-fpga-kits>

杭州言曼科技有限公司


# Overview

- Zynq XC7Z100 PCIe Capability
- GVI KXZ7C01 Zynq Connectivity Kit
- Software Requirements
- Design Architecture
- Hardware Setup
- Running the PCIe x8 Gen2 DMA Demo
- References

# Zynq XC7Z100 PCIe Capability

- Integrated Block for PCI Express
  - PCI Express Base 2.0 Specification (5.0 Gb/s), compatible with PCIe Gen 1.1 and Gen 1.0.
  - KXZ7C01 supports x1, x4 or x8 Gen 1 and Gen 2
- Configurable for Configurable for Endpoint or Root Port Applications
  - KXZ7C01 is configured for Endpoint Applications
- GTX Transceivers implement a fully compliant PHY
- Configurable BAR spaces
  - Up to 6 x 32 bit, 3 x 64 bit, or a combination
  - Memory or IO
  - BAR and ID filtering
- Management and Statistics Interface

# GVI Zynq Connectivity Kit – KXZ7C01



# Xilinx Software Requirement


- Windows 7 x64 is used as Operating-System for this PCIe DMA demo.
- Xilinx Vivado Design Suite (version 2016.4 is used for development)



# RIFFA

- This demo is based mainly on Xilinx PCIe Endpoint IP core and RIFFA 2.2.2.
- RIFFA
  - RIFFA (Reusable Integration Framework for FPGA Accelerators) is a simple framework for communicating data from a host CPU to a FPGA via a PCI Express bus.
  - RIFFA supports Windows and Linux, Altera and Xilinx, with bindings for C/C++, Python, MATLAB and Java.
  - RIFFA communicates data using direct memory access (DMA) transfers and interrupt signaling.

# Architecture




# Create Your Own Design

- When you receive the KXZ7C01 Kit, the PCIe\_DMA Targeted Reference Design (TRD) is already programmed into the on board QSPI flash. So it is already ready to run.
- If you only want to test the PCIe functionality with the default configuration, please [jump to page 58](#).
- The following slides (page 9 to 57) show how to creat the PCIe\_DMA design from scratch.



# Create Vivado Project

- Create a new FPGA project



**New Project**

**Project Name**


Enter a name for your project and specify a directory where the project data files will be stored.

Project name:

Project location:

☐ Create project subdirectory

Project will be created at: X:/KXZ7C01/PCIE\_x8\_DMA\_128w250MHz\_2.2.2/proj



**New Project**

**Project Type**

Specify the type of project to create.

☒ **RIL Project**  
You will be able to add sources, create block designs in IP Integrator, generate IP, run RIL analysis, synthesis, implementation, design planning and analysis.  
☒ Do not specify sources at this time

☐ **Post-synthesis Project:** You will be able to add sources, view device resources, run design analysis, planning and implementation.  
☐ Do not specify sources at this time


☐ **I/O Planning Project**  
Do not specify design sources. You will be able to view part/package resources.

☐ **Imported Project**  
Create a Vivado project from a Synplify, XSI or ISE Project File.

☐ **Example Project**  
Create a new Vivado project from a predefined template.

# Create Vivado Project

- Select FPGA Part: xc7z100ffg900-2



The image shows the 'New Project' dialog box in Vivado. The 'Default Part' section is active, and the 'Parts' tab is selected. The search bar contains 'xc7z100ffg900-2', and a table below shows the search results. The first row, 'xc7z100ffg900-2', is highlighted with a red box. The table columns are: Part, I/O Pin Count, Block RAMs, DSPs, FlipFlops, GPIPE2 Transceivers, Gb Transceivers, and Available IOBs.

**New Project**

**Default Part**

Choose a default Xilinx part or board for your project. This can be changed later.

Select: ☒ Parts ☐ Boards

**Filter**

Product category: All Speed grade: All

Family: All Temp grade: All

Package: All

Reset All Filters


Search:  (1 match)

Part	I/O Pin Count	Block RAMs	DSPs	FlipFlops	GPIPE2 Transceivers	Gb Transceivers	Available IOBs
xc7z100ffg900-2	900	755	2020	554800	0	16	362

Navigation buttons: ? < 上一步 (B) Next > Finish Cancel

# Generate PCIe Core

- Select IP Catalog and double click on the 7 Series Integrated Block for PCI Express core.



# Generate PCIe Core

- On the first screen, set the desired lane width and link speed.

Re-customize IP

7 Series Integrated Block for PCI Express (3.3)

Documentation IP Location Switch to Defaults

☒ Show disabled ports

Component Name: PCleGen2x8lf128

Basic IDs BARs Core Capabilities Link Registers Interrupts Power Management Ext Capabilities Ext Capabilities-2 TL Setting

Mode: Advanced

Device Port Type: PCI Express Endpoint device Xilinx Development Board: None

PCIe Block Location: X0Y0 Silicon Revision: GES and Production

Number of Lanes: Lane Width: X8

Maximum Link Speed: ☐ 2.5 GT/s ☒ 5.0 GT/s

AXI Interface Frequency: Frequency (MHz): 250

AXI Interface Width: AXI Interface Width: 128 bit

Reference Clock Frequency (MHz): 100 MHz

Tandem Configuration: ☒ None ☐ Tandem PROM (Refer PG054) ☐ Tandem PCIe (Refer PG054)

PIPE Mode Simulations: ☒ None ☐ Enable External PIPE Interface

☐ Enable External STARTUP primitive ☐ Enable External GT Channel DRP

☐ Additional Transceiver Control and Status Ports ☐ PCIe DRP Ports

OK Cancel

# Generate PCIe Core

- On the second screen, use the default settings.

Re-customize IP

7 Series Integrated Block for PCI Express (3.3)

Documentation IP Location Switch to Defaults

☒ Show disabled ports

Component Name: PCIeGen2x8lf128

Basic IDs BARS Core Capabilities Link Registers Interrupts Power Management Ext Capabilities Ext Capabilities-2 TL Setting

**ID Initial Values**

Vendor ID	10EE	Range: 0000..FFFF
Device ID	7028	Range: 0000..FFFF
Revision ID	00	Range: 00..FF
Subsystem Vendor ID	10EE	Range: 0000..FFFF
Subsystem ID	0007	Range: 0000..FFFF

**Class Code**

☐ Use Class Code Lookup Assistant

Base Class Menu	Memory controller	
Base Class Value	05	Range: 00..FF
Sub Class Interface Menu	Other memory controller	
Sub Class Value	80	Range: 00..FF
Interface Value	00	Range: 00..FF
Class Code (Hex)	058000	

Cardbus CIS Pointer 00000000 Range: 00000000..FFFFFFFF

OK Cancel

# Generate PCIe Core

- On this screen, make sure only Bar0 is selected and is set to a size of 1 KB.

Re-customize IP

7 Series Integrated Block for PCI Express (3.3)

Documentation IP Location Switch to Defaults

☒ Show disabled ports

☒ Bar0 Enabled

Component Name: PCIeGen2x8lf128

Base Address Registers (BARs) serve two purposes. Initially, they serve as a mechanism for the device to request blocks of address space in the system memory map. After the BIOS or OS determines what addresses to assign to the device, the Base Address Registers are programmed with addresses and the device uses this information to perform address decoding.

☐ Bar1 Enabled

☐ Bar2 Enabled

☐ Bar3 Enabled

☐ Bar4 Enabled

☐ Bar5 Enabled

OK Cancel

# Generate PCIe Core

- Set Performance Level to High.

Re-customize IP

7 Series Integrated Block for PCI Express (3.3)

Documentation IP Location Switch to Defaults

☒ Show disabled ports

Component Name: PCIeGen2x8lf128

Basic IDs BARs Core Capabilities Link Registers Interrupts Power Management Ext Capabilities Ext Capabilities-2 TL Setting

**Capabilities Register**

Capability Version (Hex): 2

Device Port / Type: PCI\_Express\_Endpoint\_device

☐ Slot Implemented

Capabilities Register (Hex): 0002

**Device Capabilities Register**

Max Payload Size: 256 bytes

☐ Extended Tag Field ☐ Extended Tag Default

Phantom Functions: No function number bits used

Acceptable L0s Latency: Maximum of 64 ns

Acceptable L1 Latency: No limit

Device Capabilities Register (Hex): 00000E01

**BRAM Configuration Options**

☒ Buffering Optimized for Bus Mastering Applications Finite Completions

Perf Level: High


Performance Level	Transmit TLPs Buffered	Receiver Buffer Size (bytes)	Posted Header/Data Credits	Non-posted Header/Data Credits	C
Good	14	4096	4/32	4/8	72
High	29	8192	4/32	4/8	72

☐ Disable Completion Timeout

OK Cancel

# Generate PCIe Core

- On this page, use the default settings.





# Generate PCIe Core

- Disable the interrupt.

Re-customize IP

7 Series Integrated Block for PCI Express (3.3)

Documentation IP Location Switch to Defaults

☒ Show disabled ports

Component Name: PCIeGen2x8lf128

Basic IDs BARS Core Capabilities Link Registers **Interrupts** Power Management Ext Capabilities Ext Capabilities-2 TL Setting

**Legacy Interrupt Settings**

☐ Enable IntX

Interrupt PIN: NONE

**MSI Capabilities**

☒ Enable MSI Capability Structure

☒ 64 bit Address Capable

Multiple Message Capable: 1 vector

☐ Per Vector Masking Capable

**MSix Capabilities**

☐ Enable MSix Capability Structure

**MSix Table Settings**

Table Size (Hex): 1 Range: 1..800

Table Offset: 0 Range: 0..1FFFFFFF

BAR Indicator: BAR 0

**MSix Pending Bit Array (PBA) Settings**

PBA Offset: 0 Range: 0..1FFFFFFF

PBA BAR Indicator: BAR 0

OK Cancel

# Generate PCIe Core

- On this page, use the default settings.

**Re-customize IP**

**7 Series Integrated Block for PCI Express (3.3)**

Documentation IP Location Switch to Defaults

☒ Show disabled ports

Component Name: PCIeGen2x8lf128

Basic IDs BARS Core Capabilities Link Registers Interrupts **Power Management** Ext Capabilities Ext Capabilities-2 TL Setting

**Power Management Registers**

☐ Device Specific Initialization

☐ D1 Support ☐ D2 Support

**PME Support**

☒ D0 ☒ D1 ☒ D2 ☒ D3hot ☐ D3cold

☒ No Soft Reset

**Power Consumption**

	Power Consumed	Scale Factor	Total Power
D0	0	x	0
D1	0	x	0
D2	0	x	0
D3	0	x	0
Range: 0..255		Range: 0..3	

**Power Dissipation**

	Power Dissipated	Scale Factor	Total Power
D0	0	x	0
D1	0	x	0
D2	0	x	0
D3	0	x	0
Range: 0..255		Range: 0..3	

OK Cancel

# Generate PCIe Core

- On this page, use the default settings.

Re-customize IP

7 Series Integrated Block for PCI Express (3.3)

Documentation IP Location Switch to Defaults

☒ Show disabled ports

Component Name: PCIeGen2x8lf128

Basic IDs BARs Core Capabilities Link Registers Interrupts Power Management **Ext Capabilities** Ext Capabilities-2 TL Setting

**Device Serial Number Capability**

The Device Serial Number (DSN) Capability is an optional PCIe Extended Capability, that contains a unique Device Serial Number. This identifier must be presented on the Device Serial Number Input pin of the port.

☒ Enable DSN Capability

**Virtual Channel Capability**

The Virtual Channel (VC) Capability is an optional PCIe Extended Capability, which when enabled, allows the port to support functionality beyond the default Traffic Class (TC0) over the default Virtual Channel (VC0). Checking this allows Traffic Class (TC) filtering to be supported.

☐ Enable VC Capability

☐ Reject Snoop Transactions

**Vendor Specific Capability**

The Vendor Specific (VSec) Capability is an optional PCIe Extended Capability, which enables Xilinx specific Loopback Control.

☐ Enable VSEC Capability

**User Defined Configuration Capabilities**

☐ PCI Configuration Space Enable

PCI Configuration Space Pointer: 3F Range: 2A..3F

☐ PCI Express Extended Configuration Space Enable

PCI Express Extended Configuration Space Pointer: 3FF Range: 043..3FF

OK Cancel

# Generate PCIe Core

- On this page, use the default settings.

**Re-customize IP**

**7 Series Integrated Block for PCI Express (3.3)**

Documentation IP Location Switch to Defaults

☒ Show disabled ports

Component Name: PCIeGen2x8lf128

Basic IDs BARs Core Capabilities Link Registers Interrupts Power Management Ext Capabilities **Ext Capabilities-2** TL Setting

☐ Enable AER Capability

The Advanced Error Reporting(AER) Capability is an optional PCIe Extended Capability, which when enabled, allows advanced error control and reporting

☐ Multiheader ☐ Permit Root Error Update

☐ ECRC Check Capable ☐ ECRC Generate Capable

Optional Error Support: 000000

☐ Correctable Internal Error ☐ Completion Timeout ☐ Uncorrectable Internal Error

☐ Header Log Overflow ☐ Completer Abort ☐ MC Blocked TLP

☐ Receiver Error ☐ Receiver Overflow ☐ AtomicOp Egress Blocked

☐ Surprise Down ☐ ECRC Error ☐ TLP Prefix Blocked

☐ Flow Control Protocol Error ☐ ACS Violation

**RBAR Capabilities**

The Resizable BAR(RBAR) Capabilities is an optional PCIe Extended Capability, which when enabled, adds a capability for Functions with BARS to report various options for sizes of their memory mapped resources.

☐ Enable RBAR Capability

OK Cancel



# Generate PCIe Core

- On this page, use the default settings.

Re-customize IP

## 7 Series Integrated Block for PCI Express (3.3)

Documentation IP Location Switch to Defaults

☒ Show disabled ports

- + s\_axis\_tx
- + loop
- + startup
- + pipe\_clock
- + dp
- + poie2\_cfg\_err
- + poie2\_cfg\_interrupt
- + poie2\_cfg\_control
- + poie2\_cfg\_mgmt
- + poie2\_qpll\_drp
- + transceiver\_debug
- + poie2\_pl
- + poie2\_ext\_ch\_gt
- + poie2\_ext\_pipe\_ep
- + poie2\_ext\_pipe\_ep\_legacy
- + sys\_clk
- + sys\_rst\_n
- + startup\_eos\_in
- + poie\_drp\_clk

- m\_axis\_rx
- poie7x\_mgt
- poie2\_cfg\_status
- poie\_cfg\_fc
- poie2\_cfg\_msg\_rcvd
- poie\_sharedlog\_int\_clk
- poie2\_ext\_pipe\_rp
- user\_clk\_out
- user\_reset\_out
- user\_lnk\_up
- user\_app\_rdy
- ext\_ch\_gt\_drpclk

Component Name: PCIeGen2x8lf128

ic IDs BARS Core Capabilities Link Registers Interrupts Power Management Ext Capabilities Ext Capabilities-2 TL Settings

### Transaction Layer Module Advanced Settings

#### Routing Received Messages to Transaction Interface

Controls if Message TLPs are also received on the Transaction Interface

#### Endpoint

☐ Unlock ☐ PME\_Turn\_OFF

#### Root Port

☐ Error Correctable ☐ Error Non-Fatal ☐ Error Fatal

☐ INTA ☐ INTB ☐ INTC ☐ INTD

☐ PM\_PME ☐ PME\_TO\_ACK

☒ Receive Non-Posted Request

Pipeline Registers for Transaction Block RAM Buffers: None

#### ATS

☒ UR INV REQ ☒ UR PRS RESPONSE

OK Cancel

# Generate PCIe Core

- On this page, use the default settings.

Re-customize IP

7 Series Integrated Block for PCI Express (3.3)

Documentation IP Location Switch to Defaults

☒ Show disabled ports

+ s\_axis\_bc

+ ioap

+ startup

+ pipe\_clock

+ drp

+ pcie2\_cfg\_err

+ pcie2\_cfg\_interrupt

+ pcie2\_cfg\_control

+ pcie\_cfg\_mgmt

+ pcie\_qpll\_drp

+ transceiver\_debug

+ pcie2\_pl

+ pcie\_ext\_ch\_gt

+ pcie2\_ext\_pipe\_ep

+ pcie2\_ext\_pipe\_ep\_legacy

+ sys\_clk

+ sys\_rst\_n

+ startup\_eos\_in

+ pcie\_drp\_clk

m\_axis\_rx

+ pcie\_7x\_mgt

+ pcie2\_cfg\_status

+ pcie\_cfg\_fc

+ pcie2\_cfg\_msg\_rcvd

+ pcie\_sharedlogic\_int\_clk

+ pcie2\_ext\_pipe\_rp

+ user\_clk\_out

+ user\_reset\_out

+ user\_lnk\_up

+ user\_app\_rdy

+ ext\_ch\_gt\_drpclk

Component Name

Power Management Ext Capabilities Ext Capabilities-2 TL Settings **DL & PL Settings** Shared Logic Core Interface Parameters Add. < > ≡

**Link Layer Module Advanced Settings**

☐ Override ACK/NAK Latency Timer

Override Function

Override Value  Range: 0000..7FFF

☐ Override Replay Timer

Override Function

Override Value  Range: 0000..7FFF

**Advanced Physical Layer Settings**

☐ Enable Lane Reversal ☐ Force No Scrambling

☒ Upconfigure Capable ☐ Disable Tx ASPM L0s

Link Number  Range: 00..FF

OK Cancel

# Generate PCIe Core

- Uncheck: Include Shared Logic in example design.

The screenshot shows the 'Re-customize IP' window for the '7 Series Integrated Block for PCI Express (3.3)'. The 'Component Name' is 'PCIeGen2x8lf128'. The 'Shared Logic' tab is selected, showing options to include shared logic in the core or in the example design. The option 'Include Shared Logic (Clocking) in example design' is highlighted with a red rectangle and is unchecked. The 'Shared Logic Overview' section explains that the core has no shared logic and that the CLOCKING and GT\_COMMON blocks are located within the core. A diagram labeled 'Example Design' shows a box for 'Core with No Shared Logic' containing 'CLOCKING' and 'GT\_COMMON' blocks.

Re-customize IP

7 Series Integrated Block for PCI Express (3.3)

Documentation IP Location Switch to Defaults

✓ Show disabled ports

Component Name: PCIeGen2x8lf128

Power Management Ext Capabilities Ext Capabilities-2 TL Settings DL & PL Settings **Shared Logic** Core Interface Parameters Add.

**Shared Logic**

Select whether Clocking and/or Transceiver GT\_COMMON is included in the core itself or in the example design.

☐ Include Shared Logic in core

☐ Include Shared Logic (Clocking) in example design

☐ Include Shared Logic (Transceiver GT\_COMMON) in example design

**Shared Logic Overview**

Core with no Shared Logic

- The CLOCKING and GT\_COMMON used by this core are located in this IP core, and not available for sharing with other IP core
- This option was also available with previous versions of the core

**Example Design**


Core with No Shared Logic

CLOCKING GT\_COMMON

OK Cancel

# Generate PCIe Core


- Configure the tab as shown below






# Generate PCIe Core

- Use the default settings, and then click OK.



# Generate PCIe Core


- Click Generate.



# First Stage Boot Loader

- With Zynq FPGA, in order to load the bitfile from Flash, a First Stage Boot Loader (FSBL) is required. Thus we need to configure the ARM processor although it is not used in this PCIe DMA example.



*Running a Standalone application*



← This step is not required in this example



# Configure ARM Processor

- Create a dummy Block Design.




# Configure ARM Processor

- Click the button to add IP, and choose “ZYNQ7 Processing System”.




# Configure ARM Processor

- Double click on ZYNQ7 Processing System to open its configuration.




# Configure ARM Processor

- On this page, use the default settings.



# Configure ARM Processor


- “PS-PL Configuration”: set UART Baud rate to 115200.






# Configure ARM Processor

- “Peripheral I/O Pins”:
  - Change voltage level for both Banks to “LVCMOS 1.8V”;
  - Enable the “Quad SPI Flash” in “Dual Quad SPI (8bit) mode”.




# Configure ARM Processor

- “Peripheral I/O Pins”:
  - Assign the UART1 to pin 48 and 49 as shown below.




# Configure ARM Processor

- “MIO Configuration”: keep the default settings.





# Configure ARM Processor

- “Clock Configuration”: use the configuration as follows




# Configure ARM Processor

- DDR should be configured as follows:




# Configure ARM Processor

- DDR should be configured as follows:




# Configure ARM Processor

- “SMC Timing Calculation”: Keep the default settings



# Configure ARM Processor



- “Interrupts”: Not used in this example.
- Click “OK” to save the configuration.






# Configure ARM Processor

- Click the “Run Block Automation” to finalize the block design.




# Configure ARM Processor




# Add Files to Vivado Project

- Add source files and constrain file into the Vivado project (the source files are available in GVI product CD)





# Compile the Demo Project

- Set “KXZ7C100\_Gen2x8If128.v” to be the top-level design.
- Click “Generate Bitstream” to generate the FPGA configuration file.





# First Stage Boot Loader

- Export Hardware to SDK.




# First Stage Boot Loader

- Launch SDK.




# First Stage Boot Loader

- Launch SDK.



# First Stage Boot Loader

- Create new Application Project.





# First Stage Boot Loader

- Specify the Application project name: FSBL.


The screenshot shows the 'New Project' dialog box with the following settings:

- Project name:** FSBL (highlighted with a red rectangle)
- ☒ Use default location
- Location:** E:\workspace\KXZ7C01\ProductCD\PCie\_x8\_DMA\_128w
- Choose file system:** default
- OS Platform:** standalone
- Target Hardware:**
  - Hardware Platform:** KXZ7C100\_Gen2x8If128\_hw\_platform\_0
  - Processor:** ps7\_cortexa9\_0
- Target Software:**
  - Language:** C (selected), C++
  - Compiler:** 32-bit
  - Board Support Package:** Create New (selected), FSBL\_bsp
  - ☐ Use existing

At the bottom, the 'Finish' button is highlighted with a red rectangle, along with 'Back', 'Next >', and 'Cancel' buttons.

# First Stage Boot Loader


- Select the template: Zynq FSBL.



# First Stage Boot Loader

- Set the build configuration as “Release”.


Right click on  
this application



# First Stage Boot Loader


- Rebuild the application.

Right click on  
this application



# Create Boot Image

- In SDK, select “Xilinx Tools → Create Boot Image”.



# Hardware Setup

- Connect the JTAG cable to the base board.




- Connect the power supplier. You can use an ATX to DC5.5 adapter.



# Set Boot Mode to JTAG



- Before writing the configuration file into Flash, we need to set the boot mode to JTAG mode
- Change the position of SW2 and SW3 to set the boot-mode to JTAG

	SW2				SW3					
	1	2	3	4	1	2	3	4	5	6
<b>JTAG</b>	OFF	ON	OFF	ON	OFF	ON	OFF	ON	OFF	ON
<b>QSPI</b>	ON	OFF	OFF	ON	OFF	ON	OFF	ON	OFF	ON
<b>SD</b>	ON	OFF	OFF	ON	OFF	ON	OFF	ON	ON	OFF



# Configure QSPI Flash

- In SDK, select “Xilinx Tools → Program Flash”.





# Power off the Board and then Restart

- The flashing process may take few minutes.
- After writing the mcs file into flash, you need to shut down you computer and then start the computer again. Because the new flash configuration file can only be loaded after a new power on sequence of FPGA.


# Run the PCIe DMA Data Transfer Demo



# Set Boot Mode to QSPI

- After writing the configuration file into flash, we need to change the boot mode to QSPI, so it can boot from the flash.
- Change the position of SW2 and SW3 to set the boot-mode to QSPI

	SW2				SW3					
	1	2	3	4	1	2	3	4	5	6
JTAG	OFF	ON	OFF	ON	OFF	ON	OFF	ON	OFF	ON
QSPI	ON	OFF	OFF	ON	OFF	ON	OFF	ON	OFF	ON
SD	ON	OFF	OFF	ON	OFF	ON	OFF	ON	ON	OFF



# Run the Demo – Hardware Setup

- Put the switch SW6 to the position of X8 mode.
- Turn off the PC. Insert the board into a PCIe slot. Connect the power supplier to ATX. You can use an ATX to DC5.5 adapter.
- Turn on the power switch.




# Run the Demo – Install Driver

- The driver for the RIFFA reference design can be obtained from the RIFFA website:

<http://riffa.ucsd.edu/>


- We also put a copy of the driver in the product CD (driver\_software\PCIe\_DMA\_Driver\windows\win7).



- Install the kernel driver and C/C++ library by running the [setup.exe](#) or [setup\\_dbg.exe](#) installer (the debug installer outputs additional debug messages to the Windows debug framework).
- After running the installer, reboot to let the system find your RIFFA 2.2 design on the PCIe bus and let the OS load your driver.


# Run the Demo – Install Driver

- After restart your computer, right click on “Computer”, and then select “Manage”.





# Run the Demo – Install Driver

- Under “Device Manager”, you should be able to see the RIFFA device.



# Run the Demo – Bug Fix

- In computer, one may experience problem with the default driver. This an issue with the RIFFA driver. Please check with RIFFA website for new version.
- We have a work around before a new RIFFA release, please refer to page 50 for the work around.





# Run the RIFFA Test Utils

- When the driver is installed correctly, you can start to use the RIFFA library.




- Open a command window, and switch to the RIFFA installation directory.

# Run the RIFFA Test Utils

- Type the following command:

testutil.exe 0

- The output should similar to:



```
C:\Windows\system32\cmd.exe

C:\Users\GUI\Desktop\riffa\ver_2.2.2\app\c_c++\windows\x64\sample_app>testutil.exe 0
Number of devices: 1
0: id:0
0: num_chnls:1
0: name:01:00:0
0: vendor id:10EE
0: device id:7028
```

1 PCIe device is detected

# Bandwidth Benchmarking

- Type the following command:

testutil.exe 2 0 0 10000000

Bandwidth-Test

FPGA ID

Channel ID

Number of words to transfer

- The output should similar to:

The last four words

Data transfer bandwidth.  
This value depends on the  
computer.

```
C:\Windows\system32\cmd.exe

C:\Users\GUI\Desktop\riffa\ver_2.2.2\app\c_c++\windows\x64\sample_app>testutil.exe 0
Number of devices: 1
0: id:0
0: num_chnls:1
0: name:01:00:0
0: vendor id:10EE
0: device id:7028

C:\Users\GUI\Desktop\riffa\ver_2.2.2\app\c_c++\windows\x64\sample_app>testutil.exe 2 0 0 10000000
words sent: 100000000
words recv: 100000000
recvBuffer[0]: 99999997
recvBuffer[1]: 99999998
recvBuffer[2]: 99999999
recvBuffer[3]: 100000000
recvBuffer[4]: 5
recvBuffer[5]: 6
recvBuffer[6]: 7
recvBuffer[7]: 8
recvBuffer[8]: 9
recvBuffer[9]: 10
recvBuffer[10]: 11
recvBuffer[11]: 12
recvBuffer[12]: 13
recvBuffer[13]: 14
recvBuffer[14]: 15
recvBuffer[15]: 16
recvBuffer[16]: 17
recvBuffer[17]: 18
recvBuffer[18]: 19
recvBuffer[19]: 20
send bw: 3030.792649 MB/s 125.864673ms
recv bw: 3031.985182 MB/s 125.815169ms

C:\Users\GUI\Desktop\riffa\ver_2.2.2\app\c_c++\windows\x64\sample_app>
```




# Reference

- [1] Xilinx 7 Series Gen2 Integrated Block for PCI Express (PCIe):  
[http://www.xilinx.com/products/intellectual-property/7\\_series\\_pci\\_express\\_block.html](http://www.xilinx.com/products/intellectual-property/7_series_pci_express_block.html)
- [2] RIFFA 2.2: <http://riffa.ucsd.edu/>
- More design resources can be found :  
[www.gvi-tech.com](http://www.gvi-tech.com)
- How to Buy:
  - <https://detail.tmall.com/item.htm?id=562769965498>




# Workaround: Problem Description

- By default, all 64-bit Windows versions, starting from Windows 7, prohibit to install drivers of the devices that do not have a valid digital signature. The digital signature guarantees (to some extent) that the driver has been issued by a certain developer or vendor, and its code hasn't been modified after it was signed.
- However, some computer has the problem to verify the digital signature of the RIFFA driver, and thus the driver does not work properly.



# Workaround: Disable Digital Signature


- In order to avoid this problem until the new release of RIFFA with bugfix, we need to disable Windows Driver Digital Signature as a workaround.
- Click **Start**, and then type *cmd* in the **Search** box. Under **Programs**, right-click **cmd.exe**, and then click **Run as administrator**.



# Workaround: Disable Digital Signature


- At the command prompt, type the following text, and then press Enter:

`bcdedit /set TESTSIGNING ON`




```
Administrator: C:\Windows\System32\cmd.exe
C:\Windows\system32>bcdedit /set TESTSIGNING ON
The operation completed successfully.
C:\Windows\system32>
```

- After enabling Test Mode using one of the above options, you will notice that there is a watermark above the clock at the bottom right of the screen saying "Test Mode, Windows \*\*, Build \*\*"




# Workaround: Install Driver

- Right click on “Computer”, select “Manage”.
- Click “Device Manager”, you will see the RIFFA Device in the List.







# Workaround: Install Driver




# Workaround: Install Driver



# Workaround: Install Driver




# Workaround: Install Driver




# Workaround: Install Driver


- The driver patch is provided in the folder *driver\_patch/windows/x64*




Select the  
provided  
driver



# Workaround: Install Driver




# Workaround: Install Driver



In Test Mode, we should select the second item.

# Workaround: Install Driver





# Workaround: Install Driver

- Copy the generated “riffa.dll” ( in the folder [app/c\\_c++/windows/x64](#)) to the folder “C:\Windows\System32”. If this file already exist in the destination folder, replace the existing one with the new one.
- Now you should be able to use the RIFFA library.