

GVI KXZ7C01 Zynq Connectivity Kit

10GE MAC Design Example

QuickStart

December 2017

Order Hardware:

https://detail.tmall.com/item.htm?id=562769965498

http://www.gvi-tech.com/products-fpga-kits

杭州言曼科技有限公司

Overview

- GVI KXZ7C01 Zynq Connectivity Kit
- Software Requirements
- Design Architecture
- Generate Ten Gigabit Ethernet MAC Core
- Generate Ten Gigabit Ethernet PCS/PMA Core
- System Setup
- 10GE Packet Transfer Demo
- References




GVI Zynq Connectivity Kit – KXZ7C01

4 x USB

RJ45 Gigabit Ethernet

QSFP+ 4x10Gbps.

Dual SFP+ interface. 2x10Gbps





Xilinx Software Requirement

 Xilinx Vivado Design Suite (version 2016.4 is used for development).




Wireshark: www.wireshark.org





Architecture





Create Vivado Project


- Open Vivado
 - Start → All Programs → Xilinx Design Tools → Vivado 2016.4 → Vivado
- Select Create New Project





Create IBERT Design


Set the Project name and location; check Create project subdirectory





Create Vivado Project


- Select RTL Project
 - Select Do not specify sources at this time





Create Vivado Project


Select FPGA Part: xc7z100ffg900-2. In the next page, click "Finish".






Generate Ten Gigabit Ethernet MAC Core

 Select IP Catalog and double click on the "Ten Gigabit Ethernet MAC Core" (you need a valid license in order to generate the IP Core).








Generate Ten Gigabit Ethernet MAC Core


 In the "Configuration" tab, use the configuration as shown in the following:





Generate Ten Gigabit Ethernet MAC Core


 In the "Shared Logic" tab, use the configuration as shown in the following, and then click "OK".






Generate Ten Gigabit Ethernet PCS/PMA Core

 Select IP Catalog and double click on the "Ten Gigabit Ethernet PCS/PMA Core" (you need a valid license in order to generate the IP Core).








Generate Ten Gigabit Ethernet PCS/PMA Core


 In the "Configuration – BASE-R" tab, use the configuration as shown in the following:





Generate Ten Gigabit Ethernet PCS/PMA Core

 In the "Shared Logic" tab, use the configuration as shown in the following, and then click "OK".





Add Files to Vivado Project

 Add source files and constrain file into the Vivado project (the source files are available in GVI product CD)

```
_ 🗆 🗗 ×
Sources
🔍 🔀 🖨 | 🚵 🔠 | 🐚 🖪
- Design Sources (1)
  ten gig eth example top - wrapper (gvi_10ge_mac_example.vhd)
    ighten gig eth base shared clock reset block - ten gig eth base shared clock and reset
         ·M ten gig eth base gt common block - ten gig eth base gt common - wrapper (ten gi
         ·Mommom locked synchronize - ten gig eth base ff synchronizer rst2 - rt1 (ten gig e
         · mareset_ref_clk_bufhr - ten_gig_eth_base_ff_synchronizer_rst2 - rtl (ten_gig_eth_
         · mareset_clk156_sync_i - ten_gig_eth_base_ff_synchronizer_rst2 - rt1 (ten_gig_eth_
         • oplilock txusrclk2 sync i - ten gig eth base ff synchronizer rst2 - rtl (ten gig
       inst_ten_gig_mac_wrapper - ten_gig_mac_wrapper - wrapper (ten_gig_mac_wrapper.vhd)
       i den gig eth pcs pma i - ten gig eth pcs pma 0 (ten gig eth pcs pma 0 xci)
       im fifo block i - ten gig eth mac O fifo block - wrapper (ten gig eth mac O fifo bl
         in the gig ethernet mac fifo - ten gig eth mac 0 xgmac fifo - rtl (ten gig eth m
            i_wi_tx_fifo - ten_gig_eth_mac_0_axi_fifo - rtl (ten_gig_eth_mac_0_axi_fifo.
               immrx_fifo_inst - ten_gig_eth_mac_0_axi_fifo - rtl (ten_gig_eth_mac_0_axi_fif
               mpattern gen - ten gig eth mac O pat gen - rtl (ten gig eth mac O pat gen. vhd)
- Constraints (1)
  - constrs 1 (1)
     gvi_10ge_mac_example.xdc (target)
⊞ Gimulation Sources (1)
Hierarchy IP Sources Libraries Compile Order
  & Sources V Templates
```



Compile the Demo Project

Set "gvi_10ge_mac_example.vhd" to be the top-level design.

Click "Generate Bitstream" to generate the FPGA configuration

file.





Hardware Setup

 Connect the JTAG cable to the base board.





 Connect the power supplier.






Order Hardware: https://detail.tmall.com/item.htm?id=562769965498





System Setup

Connect the SFP+ module to (SFP+ 1) of KXZ7C01. Connect the other end of SFP+ module to the computer equipped with a 10GE















Click "Open Target", and then click "Open New Target…"




In this dialog, choose "Local server", and then click "Next".






Choose the target FPGA, and then click "Next".






- Go to the "Hardware Manager" window.
- Right click on the FPGA, and then click "Program Device..."






In this dialog, choose the right bit file, and continue with "Program".






How Does the Demo Work






Running the 10GE MAC Demo

 Open Wireshark. Select the interface which is connected the KXZ7C01, and then click "Start".






 Swtich SW8 to "OFF OFF", and then press SW3. In Wireshark, check the packets sent from KXZ7C01 to PC.






 Swtich SW8 to "OFF ON", and then press SW3. In Wireshark, check the packets sent from KXZ7C01 to PC.






 Swtich SW8 to "ON OFF", and then press SW3. In Wireshark, check the packets sent from KXZ7C01 to PC.





- Swtich SW8 to "ON ON", and then press SW3. In Wireshark, check the packets sent from KXZ7C01 to PC.
- Note: in order to receive packet larger than 1514, make sure your 10GE NIC support Jumbo Frame.




Packet Content



Sending Packet From PC to KXZ7C01


 In the "Hardware Manager", double click the "hw_ila_1(ILA)" to open the Chipscope analyzer.





Sending Packet From PC to KXZ7C01


- In the "Basic Trigger Setup", change the value of rx_axis_tvalid to 'R'.
- Set the "Trigger position in window" to 128





Sending Packet From PC to KXK7TC01


Click "Run trigger of this ILA core" to start capturing.





Sending Packet From PC to KXK7TC01

- Wait until the core is triggered. Usually the PC sends some packets automatically from time to time. If your PC does not send packets automatically, you can also use some debugging tool to send a packet manually.
- When the ILA core is triggered, open the waveform viewer. Compare the value received in FPGA with the packet content displayed in Wireshark.





Reference

More design resources can be found :

www.gvi-tech.com

- How to Buy:
 - https://detail.tmall.com/item.htm?id=562769965498



