

GVI KXZ7C01 Zynq Connectivity Kit

PCIe x8 Gen2 DMA Demo, ver. 2.2.2

QuickStart

December 2017

Order Hardware:

https://detail.tmall.com/item.htm?id=562769965498

http://www.gvi-tech.com/products-fpga-kits

杭州言曼科技有限公司

Overview

- Zynq XC7Z100 PCIe Capability
- GVI KXZ7C01 Zynq Connectivity Kit
- Software Requirements
- Design Architecture
- Hardware Setup
- Running the PCIe x8 Gen2 DMA Demo
- References



Zynq XC7Z100 PCIe Capability

- Integrated Block for PCI Express
 - PCI Express Base 2.0 Specification (5.0 Gb/s), compatible with PCIe Gen 1.1 and Gen 1.0.
 - KXZ7C01 supports x1, x4 or x8 Gen 1 and Gen 2
- Configurable for Configurable for Endpoint or Root Port Applications
 - KXZ7C01 is configured for Endpoint Applications
- GTX Transceivers implement a fully compliant PHY
- Configurable BAR spaces
 - Up to 6 x 32 bit, 3 x 64 bit, or a combination
 - Memory or IO
 - BAR and ID filtering
- Management and Statistics Interface




GVI Zynq Connectivity Kit – KXZ7C01

4 x USB

RJ45 Gigabit Ethernet

QSFP+ 4x10Gbps.

Dual SFP+ interface. 2x10Gbps





Xilinx Software Requirement

- Windows 7 x64 is used as Operating-System for this PCIe DMA demo.
- Xilinx Vivado Design Suite (version 2016.4 is used for development)





RIFFA


 This demo is based mainly on Xilinx PCIe Endpoint IP core and RIFFA 2.2.2.

RIFFA

- RIFFA (Reusable Integration Framework for FPGA Accelerators) is a simple framework for communicating data from a host CPU to a FPGA via a PCI Express bus.
- RIFFA supports Windows and Linux, Altera and Xilinx, with bindings for C/C++, Python, MATLAB and Java.
- RIFFA communicates data using direct memory access (DMA) transfers and interrupt signaling.



Architecture






Create Your Own Design

- When you receive the KXZ7C01 Kit, the PCIe_DMA Targeted Reference Design (TRD) is already programed into the on board QSPI flash. So it is already ready to run.
- If you only want to test the PCIe functionality with the default configuration, please jump to page 58.
- The following slides (page 9 to 57) show how to creat the PCIe_DMA design from scratch.



Create Vivado Project


Create a new FPGA project






Create Vivado Project

Select FPGA Part: xc7z100ffg900-2






 Select IP Catalog and double click on the 7 Series Integrated Block for PCI Express core.






On the first screen, set the desired lane width and link speed.






On the second screen, use the default settings.






On this screen, make sure only Bar0 is selected and is set to a size of 1 KB.






Set Performance Level to High.














Disable the interrupt.




















Uncheck: Include Shared Logic in example design.






Configure the tab as shown below






Use the default settings, and then click OK.





Click Generate.






First Stage Boot Loader


 With Zynq FPGA, in order to load the bitfile from Flash, a First Stage Boot Loader (FSBL) is required. Thus we need to configure the ARM processor although it is not used in this PCIe DMA example.


Running a Standalone application






Create a dummy Block Design.









 Click the button to add IP, and choose "ZYNQ7 Processing System".








Double click on ZYNQ7 Processing System to open its configuration.











"PS-PL Configuration": set UART Baud rate to 115200.






- "Peripheral I/O Pins":
 - Change voltage level for both Banks to "LVCMOS 1.8V";
 - Enable the "Quad SPI Flash" in "Dual Quad SPI (8bit) mode".






- "Peripheral I/O Pins":
 - Assign the UART1 to pin 48 and 49 as shown below.






"MIO Configuration": keep the default settings.






"Clock Configuration": use the configuration as follows






DDR should be configured as follows:




DDR should be configured as follows:






"SMC Timing Calculation": Keep the default settings







- "Interrupts": Not used in this example.
- Click "OK" to save the configuration.






Click the "Run Block Automation" to finalize the block design.











Add Files to Vivado Project

 Add source files and constrain file into the Vivado project (the source files are available in GVI product CD)

```
Project Manager - PCIE DMA
                                                 ? _ 🗆 🗗 ×
Q 🔀 🖨 📄 📸 🛭
□··· Design Sources (11)
  ⊞... Verilog Header (9)
  ⊞ Ton-module Files (1)

☐ W KXZ7C100 Gen2x8If128 (KXZ7C100 Gen2x8If128. v) (5)

☐ □ PCIeGen2x8If128_i - PCIeGen2x8If128 (PCIeGen2x8If128.xci)

     🐠 inst_MGT_DRP_Controller - MGT_DRP_Controller - Behavioral (MGT_DRP_Controller.vhd)

—we riffa - riffa wrapper kxz7c100 (riffa wrapper KXZ7C100.v) (3)

       • trans - translation_xilinx (translation_xilinx.v)

    ⊕ 'we tx engine ultrascale inst - tx engine ultrascale (tx engine ultrascale.v) (2)

     i riffa_inst - riffa (riffa.v) (9)
       ± ·· we txc meta hold - pipeline (pipeline.v) (2)


⊕ reset extender inst - reset extender (reset extender.v) (2)

       ± ·· • registers (registers. v) (16)
        ── orc_fc - recv_credit_flow_ctrl (recv_credit_flow_ctrl.v)
       -- Regional contraction -- Regional tester (chil tester.v)
    ⊕ Constraints (1)
```




Compile the Demo Project


- Set "KXZ7C100_Gen2x8lf128.v" to be the top-level design.
- Click "Generate Bitstream" to generate the FPGA configuration file.






Export Hardware to SDK.






Lauch SDK.






Launch SDK.






Create new Application Project.






Specify the Application project name: FSBL.






Select the template: Zynq FSBL.






Set the build configuration as "Release".






Rebuild the application.





Create Boot Image

In SDK, select "Xilinx Tools → Create Boot Image".



Hardware Setup

 Connect the JTAG cable to the base board.





 Connect the power supplier. You can use an ATX to DC5.5 adapter.








Set Boot Mode to JTAG

- Before writing the configuration file into Flash, we need to set the boot mode to JTAG mode
- Change the position of SW2 and SW3 to set the boot-mode to JTAG


		SW2				SW3					
		1	2	3	4	1	2	3	4	5	6
	JTAG	OFF	ON	OFF	ON	OFF	ON	OFF	ON	OFF	ON
	QSPI	ON	OFF	OFF	ON	OFF	ON	OFF	ON	OFF	ON
	SD	ON	OFF	OFF	ON	OFF	ON	OFF	ON	ON	OFF






Configure QSPI Flash

In SDK, select "Xilinx Tools → Program Flash".







Power off the Board and then Restart

- The flashing process may take few minutes.
- After writing the mcs file into flash, you need to shut down you computer and then start the computer again. Because the new flash configuration file can only be loaded after a new power on sequence of FPGA.




Run the PCIe DMA Data Transfer Demo



Set Boot Mode to QSPI

- After writing the configuration file into flash, we need to change the boot mode to QSPI, so it can boot from the flash.
- Change the position of SW2 and SW3 to set the boot-mode to QSPI

	SW2				SW3						
	1	2	3	4	1	2	3	4	5	6	
JTAG	OFF	ON	OFF	ON	OFF	ON	OFF	ON	OFF	ON	
QSPI	ON	OFF	OFF	ON	OFF	ON	OFF	ON	OFF	ON	
SD	ON	OFF	OFF	ON	OFF	ON	OFF	ON	ON	OFF	





Run the Demo – Hardware Setup

 Put the switch SW6 to the position of X8 mode.

 Turn off the PC. Insert the board into a PCIe slot. Connect the power supplier to ATX. You can use an ATX to DC5.5 adapter.







Turn on the power switch.






Run the Demo – Install Driver

 The driver for the RIFFA reference design can be obtained from the RIFFA website:

http://riffa.ucsd.edu/

 We also put a copy of the driver in the product CD (driver_software\PCIe_DMA_Driver\windows\win7).




- Install the kernel driver and C/C++ library by running the setup.exe or setup_dbg.exe installer (the debug installer outputs additional debug messages to the Windows debug framework).
- After running the installer, reboot to let the system find your RIFFA 2.2 design on the PCIe bus and let the OS load your driver.



Run the Demo – Install Driver


 After restart your computer, right click on "Computer", and then select "Manage".





Run the Demo – Install Driver


Under "Device Manager", you should be able to see the RIFFA device.





Run the Demo – Bug Fix

- In computer, one may experience problem with the default driver.
 This an issue with the RIFFA driver. Please check with RIFFA website for new version.
- We have a work around before a new RIFFA release, please refer to page 50 for the work around.







Run the RIFFA Test Utils

 When the driver is installed correctly, you can start to use the RIFFA library.



Open a command window, and switch to the RIFFA installation directory.



Run the RIFFA Test Utils

Type the following command:

testutil.exe 0

The output should similar to:

```
C:\Windows\system32\cmd.exe

C:\Users\GVI\Desktop\riffa\ver_2.2.2\app\c_c++\windows\x64\sample_app\testutil.exe 0

Number of devices: 1

0: id:0

0: num_chnls:1

0: name:01:00:0

0: vendor id:10EE

0: device id:7028

1 PCle device is detected
```




Bandwidth Benchmarking

Type the following command:



The output should similar to:



Reference

- [1] Xilinx 7 Series Gen2 Integrated Block for PCI Express (PCIe): http://www.xilinx.com/products/intellectual-property/7_series_pci_express_block.html
- [2] RIFFA 2.2: http://riffa.ucsd.edu/
- More design resources can be found :

www.gvi-tech.com


- How to Buy:
 - https://detail.tmall.com/item.htm?id=562769965498






Workaround: Problem Description

- By default, all 64-bit Windows versions, starting from Windows 7, prohibit to install drivers of the devices that do not have a valid digital signature. The digital signature guarantees (to some extent) that the driver has been issued by a certain developer or vendor, and its code hasn't been modified after it was signed.
- However, some computer has the problem to verify the digital signature of the RIFFA driver, and thus the driver does not work properly.








Workaround: Disable Digital Signature

- In order to avoid this problem until the new release of RIFFA with bugfix, we need to disable Windows Driver Digital Signature as a workaround.
- Click Start, and then type cmd in the Search box. Under Programs, right-click cmd.exe, and then click Run as administrator.





Workaround: Disable Digital Signature

 At the command prompt, type the following text, and then press Enter:

bcdedit /set TESTSIGNING ON

```
C:\Windows\system32>bcdedit /set TESTSIGNING ON
The operation completed successfully.

C:\Windows\system32>
```

 After enabling Test Mode using one of the above options, you will notice that there is a watermark above the clock at the bottom right of the screen saying "Test Mode, Windows **, Build **







Right click on "Computer", select "Manage".

Click "Device Manager", you will see the RIFFA Device in the


List.

























The driver patch is provided in the folder driver_patch/windows/x64


















- Copy the generated "riffa.dll" (in the folder app/c_c++/windows/x64) to the folder "C:\Windows\System32". If this file already exist in the destination folder, replace the existing one with the new one.
- Now you should be able to use the RIFFA library.

