



To Int or to Uint, This is the Question

ALEX DATHSKOVSKY



20
24



About Me:




alex.dathskovsky@speedata.io


www.linkedin.com/in/alexdatahskovsky

www.cppnext.com

<https://www.youtube.com/@cppnext-alex>



To INT Or
To UINT



“There are far too many integer types, there are far too lenient rules for mixing them together, and it’s a major bug source, which is why I’m saying stay as simple as you can, use {signed} integers till you really need something else.”

~Bjarne Stroustrup

<https://graphitemaster.github.io/qau/>

“The need for signed integer arithmetic is often misplaced as most integers never represent negative values within a program. The indexing of arrays and iteration count of a loop reflects this concept as well. There should be a propensity to use unsigned integers more often than signed, yet despite this, most coders incorrectly chooses to use signed integers almost exclusively.”

~ Dale Weiler

<https://graphitemaster.github.io/qau/>

Disclaimer : X86 machines only in this talk

SIMPLE EXAMPLE:

```
1  #include <stdint.h>
2
3  int64_t add_and_devide_s(int64_t a, int64_t b){
4      |    return (a+b)/2;
5  }
6
7
8
9  uint64_t add_and_devide_u(uint64_t a, uint64_t b){
10     |    return (a+b)/2;
11 }
```

SIMPLE EXAMPLE: UNSIGNED VERSION


SIMPLE EXAMPLE: UNSIGNED VERSION

```
8    add_and_divide_u(unsigned long, unsigned long):  
9        lea    rax, [rdi + rsi]  
10       shr    rax  
11       ret
```


SIMPLE EXAMPLE: SOME ASSEMBLY

Register	Accumulator			Counter			Data			Base			Stack Pointer		Stack Base Pointer		Source		Destination									
64-bit	RAX			RCX			RDX			RBX			RSP		RBP		RSI		RDI									
32-bit		EAX			ECX			EDX			EBX			ESP			EBP			EDI								
16-bit			AX			CX			DX			BX			SP			BP			SI			DI				
8-bit			AH	AL			CH	CL			DH	DL			BH	BL			SPL			BPL			SIL			DIL


SIMPLE EXAMPLE: SOME ASSEMBLY

```
8  add_and_devide_u(unsigned long, unsigned long):  
9       lea    rax, [rdi + rsi]  
10     shr    rax  
11     ret
```


SIMPLE EXAMPLE: SOME ASSEMBLY

```
8  add_and_devide_u(unsigned long, unsigned long):  
9      lea    rax, [rdi + rsi]  
10      shr    rax  
11     ret
```

SIMPLE EXAMPLE: SOME ASSEMBLY

```
8  add_and_devide_u(unsigned long, unsigned long):  
9      lea    rax, [rdi + rsi]  
10     shr    rax  
11      ret
```

SIMPLE EXAMPLE: SIGNED VERSION


SIMPLE EXAMPLE: SIGNED VERSION

```
1  add_and_devide_s(long, long):  
2      lea     rcx, [rdi + rsi]  
3      mov     rax, rcx  
4      shr     rax, 63  
5      add     rax, rcx  
6      sar     rax  
7      ret
```


Surprise




SIMPLE EXAMPLE: SIGNED VERSION (ASSEMBLY)

```
1  add_and_devide_s(long, long):  
2       lea        rcx, [rdi + rsi]  
3      mov     rax, rcx  
4      shr     rax, 63  
5      add     rax, rcx  
6      sar     rax  
7      ret
```


SIMPLE EXAMPLE: SIGNED VERSION (ASSEMBLY)

```
1  add_and_devide_s(long, long):  
2      lea     rcx, [rdi + rsi]  
3       mov     rax, rcx  
4      shr     rax, 63  
5      add     rax, rcx  
6      sar     rax  
7      ret
```



SIMPLE EXAMPLE: SIGNED VERSION (ASSEMBLY)

```
1  add_and_devide_s(long, long):  
2      lea     rcx, [rdi + rsi]  
3      mov     rax, rcx  
4   shr     rax, 63  
5      add     rax, rcx  
6      sar     rax  
7      ret
```


SIMPLE EXAMPLE: SIGNED VERSION (ASSEMBLY)

```
1  add_and_devide_s(long, long):  
2      lea     rcx, [rdi + rsi]  
3      mov     rax, rcx  
4      shr     rax, 63  
5       add     rax, rcx  
6      sar     rax  
7      ret
```

SIMPLE EXAMPLE: SIGNED VERSION (ASSEMBLY)

```
1  add_and_devide_s(long, long):  
2      lea     rcx, [rdi + rsi]  
3      mov     rax, rcx  
4      shr     rax, 63  
5      add     rax, rcx  
6       sar     rax  
7      ret
```


SIMPLE EXAMPLE: SIGNED VERSION (ASSEMBLY)

```
1  add_and_devide_s(long, long):  
2      lea    rcx, [rdi + rsi]  
3      mov    rax, rcx  
4      shr    rax, 63  
5      add    rax, rcx  
6      sar    rax  
7       ret
```

WHY DID THIS HAPPEN?

WHY DID THIS HAPPEN:

- In the current example we are dividing the number by two and so, division by two is just like shifting the number right, as all numbers are represented in the binary form. Therefore using $n/2$ is equal to $n >> 1$.

WHY DID THIS HAPPEN:

- In the current example we are dividing the number by two and so, division by two is just like shifting the number right, as all numbers are represented in the binary form. Therefore using $n/2$ is equal to $n \gg 1$.
- Each instruction that is fetched from the memory is pushed into a pipeline, one of the steps in the pipeline is execution, execution may be piped as well.

WHY DID THIS HAPPEN:

- In the current example we are dividing the number by two and so, division by two is just like shifting the number right, as all numbers are represented in the binary form. Therefore using $n/2$ is equal to $n \gg 1$.
- Each instruction that is fetched from the memory is pushed into a pipeline, one of the steps in the pipeline is execution, execution may be piped as well.
- Each execution has its own unit and there is a limited number of execution units. (depends on the **CPU**)

WHY DID THIS HAPPEN:

- In the current example we are dividing the number by two and so, division by two is just like shifting the number right, as all numbers are represented in the binary form. Therefore using $n/2$ is equal to $n \gg 1$.
- Each instruction that is fetched from the memory is pushed into a pipeline, one of the steps in the pipeline is execution, execution may be piped as well.
- Each execution has its own unit and there is a limited number of execution units. (depends on the **CPU**)
- Each instruction has its own latency


WHAT IS LATENCY?

- The number of cycles it takes to compute an instruction
 - Errors, misalignment, and cache misses might increase the cycles count
 - NAN's and INFS do not increase the cycles


WHAT IS LATENCY: EXAMPLES

- ADD – 1 cycle (not piped)
- IMUL – 3 cycles
- DIV – at least x20 time slower than imul (depending on the architecture)

WHAT IS LATENCY: PIPES



WHAT IS LATENCY: PIPES



Source:

<https://www.semanticscholar.org/paper/RISC-V-Reward:-Building-Out-of-Order-Processors-in-Zekany-Tan/f7f6d27f334604c3c85f0b8d21d2a9b4df22a983>

**ACTUALLY, I'M NOT EVEN
SCARED**

THATS AMAZING

makeameme.org

BACK TO OUR EXAMPLE: WHAT HAPPENED?

```
1  add_and_devide_s(long, long):  
2      lea     rcx, [rdi + rsi]  
3      mov     rax, rcx  
4      shr     rax, 63  
5      add     rax, rcx  
6      sar     rax  
7      ret
```


SIGNED VS UNSIGNED INTEGERS

SIGNED VS UNSIGNED INTEGERS

- **Unsigned Integers:**
 - Stored using Modulo 2 representation
 - Support only positive numbers
 - Overflow is well-defined
 - The Range of a *64-bit unsigned integer* is *0 to 18,446,744,073,709,551,615 (2^n)*

SIGNED VS UNSIGNED INTEGERS

- **Unsigned Integers:** representation


Bits: 1 0 1 1 0

Wight: 2^4 2^3 2^2 2^1 2^0

Actual: $1*2^4+0*2^3+1*2^2+1*2^1+0*2^0 = 1*16+0*8+1*4+1*2+0*1 = 22$

SIGNED VS UNSIGNED INTEGERS

- **Unsigned Integers: Overflow**



$$\begin{array}{rcl} 15 & + & 2 \\ 1111 & 0010 & = 0001 \end{array}$$

SIGNED VS UNSIGNED INTEGERS

- **Signed Integers:**

- support negative numbers
- Stored using:
 - Sign and magnitude
 - One's complement
 - Two's complement
- overflow is considered undefined behavior
- The range of a *64-bit signed integer* is
-9,223,372,036,854,775,808 to 9,223,372,036,854,775,807

SIGNED VS UNSIGNED INTEGERS

- One's Complement
 - Representing negative numbers by inverting all bits

Bits ↕	Unsigned value ↕	Ones' complement value ↕
000	0	0
001	1	1
010	2	2
011	3	3
100	4	-3
101	5	-2
110	6	-1
111	7	-0

Source: https://en.wikipedia.org/wiki/Ones%27_complement

SIGNED VS UNSIGNED INTEGERS

- One's Complement
 - Example: 4 bit number

$F = 1111$ (unsigned)



$0000 = -0$

Source: https://en.wikipedia.org/wiki/Ones%27_complement

SIGNED VS UNSIGNED INTEGERS

- Two's Complement
 - Start with a positive number
 - Invert all bits
 - Add 1 and ignore overflows

Bits ↕	Unsigned value ↕	Signed value (Two's complement) ↕
000	0	0
001	1	1
010	2	2
011	3	3
100	4	-4
101	5	-3
110	6	-2
111	7	-1

Source: https://en.wikipedia.org/wiki/Two%27s_complement

SIGNED VS UNSIGNED INTEGERS

- Two's Complement
- Example: 4 bit number

$F = 1111$ (unsigned)



$0000 + 1$



$0001 = -1$

Source: https://en.wikipedia.org/wiki/Ones%27_complement

SIGNED VS UNSIGNED INTEGERS

- Positive numbers are represented in the same way for signed and unsigned
- Since C++20 negative numbers are represented only with Two's complement

BACK TO OUR EXAMPLE: WHAT HAPPENED?

```
1  add_and_devide_s(long, long):  
2      lea     rcx, [rdi + rsi]  
3      mov     rax, rcx  
4      shr     rax, 63  
5      add     rax, rcx  
6      sar     rax  
7      ret
```

DIFFERENCE BETWEEN SHR AND SAR

DIFFERENCE BETWEEN SHR AND SAR

SHR: Logical right shift means shifting the bits to the right and **MSB** becomes 0.


Example: shr 1 0 1 1 0 1 1 1 = 0 1 0 1 1 0 1 1

DIFFERENCE BETWEEN SHR AND SAR


SAR: Arithmetic right shift means shifting the bits to the right and **MSB** bit is same as in the original number.

Example: sar 1 0 1 1 0 1 0 1 = 1 1 0 1 1 0 1 0.

BACK TO OUR EXAMPLE: WHAT HAPPENED?



BACK TO OUR EXAMPLE: PERFORMANCE



SIGNED AND UNSIGNED PITFALLS

SIGNED AND UNSIGNED PITFALLS:

```
14  auto add_uint8(uint8_t a, uint8_t b){  
15      |      return a+b;  
16  }
```

- what will the result be if we call `add_uint8(255u, 1u)`?

SURPRISE AGAIN: INTEGER PROMOTION

```
int add_uint8(uint8_t a, uint8_t b)
{
    return static_cast<int>(a) + static_cast<int>(b);
}
```

256

SIGNED AND UNSIGNED PITFALLS:

```
19  uint8_t add_uint8(uint8_t a, uint8_t b){  
20      |      return a+b;  
21  }
```

- what will be the result if we will call `add_uint8(255u, 1u)` ?

INTEGER NARROWING

```
23  uint8_t add_uint8(uint8_t a, uint8_t b){  
24  |    return static_cast<unsigned char>(static_cast<int>(a) + static_cast<int>(b));  
25  }
```

0

SURPRISE AGAIN: WAIT THAT'S NOT ALL

```
19  auto my_add(auto x, auto y){  
20      |      return x+y;  
21  }
```

- what will be the result if we will call

`my_add(uint64_t(1), int64_t(-2))` ?

SURPRISE AGAIN: MORE INTEGER PROMOTION

```
unsigned long my_add(unsigned long x, long y)
{
    return x + static_cast<unsigned long>(y);
}
```

18446744073709551615

MIXING INTEGER TYPES MAY CAUSE HORRIBLE BUGS

```
36  uint64_t count(uint64_t size){
37      uint64_t count;
38      for (int i = 0; size-i >= 0; i++){
39          count++;
40      }
41      return count;
42 }
```


MIXING INTEGER TYPES MAY CAUSE HORRIBLE BUGS

```
44 void decode(std::byte* bytes, int size){
45     if (size == 0) return;
46     std::byte decoded[255];
47     for (uint64_t i = 0; i < size; i++){
48         decoded[i] = static_cast<std::byte>(static_cast<uint8_t>(bytes[i])^0xc);
49     }
50 }
```

BEWARE OF THIS PATTERN

```
44 void do_somthing(std::byte* bytes, uint32_t size){  
45     for (auto i=0; i < size; i++){  
46     }  
47 }
```

AUTO IS GREAT: USE IT DON'T ABUSE IT

```
29      auto a1 = 0;  
30      auto a2 = 0u;  
31      auto a3 = 0l;  
32      auto a4 = 0ul;  
33      auto a5 = 0ll;  
34      auto a6 = 0ull;
```

AUTO IS GREAT: USE IT DON'T ABUSE IT

```
47  int a1 = 0;  
48  unsigned int a2 = 0U;  
49  long a3 = 0L;  
50  unsigned long a4 = 0UL;  
51  long long a5 = 0LL;  
52  unsigned long long a6 = 0ULL;
```


SIZE_T AND SSIZE_T

- **size_t:**
 - Unsigned integer
 - Used for size operations
 - Defined in cstdint
 - size_t limit is SIZE_MAX
 - Introduced in C89 to eliminate portability problems

SIZE_T AND SSIZE_T

- **ssize_t:**
 - Signed version of size_t
 - Defined by POSIX.1-2017
 - Represent at least the range [-1, {SSIZE_MAX}].

```
for (int i = 0; i < container.ssize()-1; ++i)
```

AUTO IS GREAT: USE IT DON'T ABUSE IT (C++23 ADDITIONS)

```
35      auto a7 = 0z;  
36      auto a8 = 0uz;
```

AUTO IS GREAT: USE IT DON'T ABUSE IT (C++23 ADDITIONS)

```
53     long a7 = 0L;  
54     unsigned long a8 = 0UL;
```


POP QUIZ 😊

```
82  uint64_t do_it(uint64_t count){  
83      |      return 1 << (count % 64);  
84  }
```

MORE COMPLEX EXAMPLE: ARITHMETIC SERIES

MORE COMPLEX EXAMPLE: ARITHMETIC SERIES

- Series of numbers where the difference between any two sequential numbers is constant.

For example, $1, 2, 3, 4, 5, 6, 7, 8, 9, 10, \dots, n$ is an **Arithmetic Series** where the difference between any two sequential numbers is 1.

MORE COMPLEX EXAMPLE: ARITHMETIC SERIES

$$\sum_{k=1}^n a_k = \frac{n(a_1 + a_n)}{2}$$

MORE COMPLEX EXAMPLE: ARITHMETIC SERIES

```
59  uint64_t arc_unsigned(uint64_t n){
60      uint64_t sum = 0;
61      for (uint64_t i = 1; i <= n; i++){
62          sum += i;
63      }
64
65      return sum;
66  }
67
68  int64_t arc_signed(int64_t n){
69      int64_t sum = 0;
70      for (int64_t i = 1; i <= n; i++){
71          sum += i;
72      }
73
74      return sum;
75  }
```

MORE COMPLEX EXAMPLE: UNSIGNED ASSEMBLY

MORE COMPLEX EXAMPLE: UNSIGNED ASSEMBLY

```
arc_unsigned(unsigned long):
```



```
    test    rdi, rdi
    je      .LBB7_1
    mov     ecx, 1
    xor     eax, eax


.LBB7_4:
    add     rax, rcx
    add     rcx, 1
    cmp     rcx, rdi
    jbe     .LBB7_4
    ret

.LBB7_1:
    xor     eax, eax
    ret
```

MORE COMPLEX EXAMPLE: UNSIGNED ASSEMBLY

```
arc_unsigned(unsigned long):
```

```
    test    rdi, rdi
```

```
     je      .LBB7_1
```

```
    mov     ecx, 1
```

```
    xor     eax, eax
```

```
.LBB7_4:
```

```
    add     rax, rcx
```

```
    add     rcx, 1
```

```
    cmp     rcx, rdi
```

```
    jbe     .LBB7_4
```

```
    ret
```

```
.LBB7_1:
```

```
    xor     eax, eax
```

```
    ret
```


MORE COMPLEX EXAMPLE: UNSIGNED ASSEMBLY

```
arc_unsigned(unsigned long):
```

```
    test    rdi, rdi
```

```
    je      .LBB7_1
```

```
    mov     ecx, 1
```

```
    xor     eax, eax
```

```
.LBB7_4:
```

```
    add     rax, rcx
```


```
    add     rcx, 1
```

```
    cmp     rcx, rdi
```

```
    jbe     .LBB7_4
```

```
    ret
```

```
.LBB7_1:
```



```
    xor     eax, eax
```

```
    ret
```

MORE COMPLEX EXAMPLE: UNSIGNED ASSEMBLY

```
arc_unsigned(unsigned long):
```

```
    test    rdi, rdi
```

```
    je      .LBB7_1
```



```
    mov     ecx, 1
```

```
    xor     eax, eax
```

```
.LBB7_4:
```

```
    add     rax, rcx
```

```
    add     rcx, 1
```

```
    cmp     rcx, rdi
```

```
    jbe     .LBB7_4
```

```
    ret
```

```
.LBB7_1:
```

```
    xor     eax, eax
```

```
    ret
```

MORE COMPLEX EXAMPLE: UNSIGNED ASSEMBLY

```
arc_unsigned(unsigned long):
```

```
    test    rdi, rdi
```

```
    je      .LBB7_1
```

```
    mov     ecx, 1
```

```
 xor     eax, eax
```

```
.LBB7_4:
```

```
    add     rax, rcx
```

```
    add     rcx, 1
```

```
    cmp     rcx, rdi
```

```
    jbe     .LBB7_4
```

```
    ret
```

```
.LBB7_1:
```

```
    xor     eax, eax
```

```
    ret
```

MORE COMPLEX EXAMPLE: UNSIGNED ASSEMBLY

```
arc_unsigned(unsigned long):
```


```
    test    rdi, rdi
```

```
    je      .LBB7_1
```

```
    mov     ecx, 1
```

```
    xor     eax, eax
```

```
.LBB7_4:
```



```
    add     rax, rcx
```

```
    add     rcx, 1
```

```
    cmp     rcx, rdi
```

```
    jbe     .LBB7_4
```

```
    ret
```

```
.LBB7_1:
```

```
    xor     eax, eax
```

```
    ret
```


MORE COMPLEX EXAMPLE: UNSIGNED ASSEMBLY

```
arc_unsigned(unsigned long):
```

```
    test    rdi, rdi
```


```
    je      .LBB7_1
```

```
    mov     ecx, 1
```

```
    xor     eax, eax
```

```
.LBB7_4:
```

```
    add     rax, rcx
```

```
    add     rcx, 1
```

```
    cmp     rcx, rdi
```

```
    jbe     .LBB7_4
```

```
    ret
```

```
.LBB7_1:
```

```
    xor     eax, eax
```

```
    ret
```

MORE COMPLEX EXAMPLE: UNSIGNED ASSEMBLY

```
arc_unsigned(unsigned long):
```

```
    test    rdi, rdi
```

```
    je      .LBB7_1
```

```
    mov     ecx, 1
```

```
    xor     eax, eax
```

```
.LBB7_4:
```

```
    add     rax, rcx
```

```
    add     rcx, 1
```

```
    cmp     rcx, rdi
```

```
    jbe     .LBB7_4
```

```
    ret
```

```
.LBB7_1:
```

```
    xor     eax, eax
```

```
    ret
```

MORE COMPLEX EXAMPLE: UNSIGNED ASSEMBLY

```
arc_unsigned(unsigned long):
```

```
    test    rdi, rdi
```

```
    je      .LBB7_1
```

```
    mov     ecx, 1
```


```
    xor     eax, eax
```

```
.LBB7_4:
```

```
    add     rax, rcx
```

```
    add     rcx, 1
```

```
    cmp     rcx, rdi
```

```
    jbe     .LBB7_4
```

```
    ret
```

```
.LBB7_1:
```

```
    xor     eax, eax
```

```
    ret
```

MORE COMPLEX EXAMPLE: SIGNED ASSEMBLY

`arc_signed(long):`

```
test    rdi, rdi
jle     .LBB8_1
lea     rax, [rdi - 1]
lea     rcx, [rdi - 2]
mul     rcx
shld    rdx, rax, 63
lea     rax, [rdx + 2*rdi]
add     rax, -1
ret
```

`.LBB8_1:`

```
xor     eax, eax
ret
```


MORE COMPLEX EXAMPLE: UNSIGNED ASSEMBLY

```
arc_signed(long):
```

```
    test    rdi, rdi
```

```
    jle     .LBB8_1
```

```
    lea     rax, [rdi - 1]
```

$$\sum_{k=1}^n a_k = \frac{n(a_1 + a_n)}{2}$$


```
    ret
```

```
.LBB8_1:
```

```
    xor     eax, eax
```

```
    ret
```

MORE COMPLEX EXAMPLE: PERFORMANCE



MORE COMPLEX EXAMPLE: WHY?



WHAT TO DO?




WHAT TO DO?

```
<source>:10:11: error: comparison of integers of different signs: 'unsigned int' and 'int'
```

```
10 |     if (x == -10){  
    |         ~ ^ ~~~
```

```
1 error generated.
```

WHAT TO DO?



WHAT TO DO?

```
arc_unsigned(unsigned long):
```

```
    test    rdi, rdi
    je      .LBB1_1
    inc     rdi
    cmp     rdi, 3
    mov     ecx, 2
    cmovae  rcx, rdi
    lea     rax, [rcx - 2]
    lea     rdx, [rcx - 3]
    mul     rdx
    shld    rdx, rax, 63
    lea     rax, [rdx + 2*rcx]
    add     rax, -3
    ret
```

```
.LBB1_1:
```

```
    xor     eax, eax
    ret
```

```
arc_signed(long):
```

```
    test    rdi, rdi
    jle     .LBB0_1
    lea     rax, [rdi - 1]
    lea     rcx, [rdi - 2]
    mul     rcx
    shld    rdx, rax, 63
    lea     rax, [rdx + 2*rdi]
    dec     rax
    ret
```

```
.LBB0_1:
```

```
    xor     eax, eax
    ret
```

WHAT TO DO?

- Use Sanitizers

- fsanitize=signed-integer-overflow

- fsanitize=unsigned-integer-overflow

WHAT TO DO?

- Use special types for better performance
 - `int_fastN_t`, `uint_fastN_t`

WHAT TO DO?

- Know your CPU

WHAT TO DO?

- Use special helpers from the standard
 - `MAKE_SIGNED`
 - `MAKE_UNSIGNED`

```
78  auto make_signed_ver(auto val){  
79      |      return std::make_signed_t<decltype(val)>(val);  
80  }
```

```
83      constexpr auto val_signed = make_signed_ver(uint64_t(10));  
84      static_assert(std::same_as<const int64_t, decltype(val_signed)>);  
85      static_assert(val_signed == int64_t(10));
```

WHAT TO DO?

- Use C++20 safe comparators
 - `std::cmp_equal: ==`
 - `std::cmp_not_equal: !=`
 - `std::cmp_less: <`
 - `std::cmp_less_equal: <=`
 - `std::cmp_greater: >`
 - `std::cmp_greater_equal: >=`

WHAT TO DO?

```
4  int64_t func(auto x, auto y){  
5      |    if (x < y) return y;  
6      |    return x;  
7  }  
8
```

`func(-10, 20ul)` —> -10

WHAT TO DO?

```
4 ✓ int64_t func(auto x, auto y){  
5     |     if (std::cmp_less(x, y)) return y;  
6     |     return x;  
7     | }  
8
```

`func(-10, 20ul) —> 20`

WHAT TO DO?

- Avoid using auto when not sure about the type

WHAT TO DO?

- Avoid using auto when not sure about the type
- Use concrete types when possible!

WHAT TO DO?

- Avoid using auto when not sure about the type
- Use concrete types when possible!
- Use modern loops as much as you can

WHAT TO DO?

- Avoid using auto when not sure about the type
- Use concrete types when possible!
- Use modern loops as much as you can
- Use strong types.

WHAT TO DO?

- Use strong types.

```
using str_int_t;
```



WHAT TO DO?

- Use strong types.

```
struct strong_int{  
    explicit strong_int(int i) : i_{i}  
    private:  
        int i_  
};
```



QUESTIONS



THANK YOU FOR LISTENING

ALEX DATHSKOVSKY

+97254-7685001

ALEX.DATHSKOVSKY@SPEEDATA.IO

[WWW.LINKEDIN.COM/IN/ALEXDATHSKOVSKY](https://www.linkedin.com/in/alexdatahskovsky)

Link to presented code: <https://godbolt.org/z/W6zvzMzv7>