

Embedded Linux 系統實作 – HLS

Zynq UltraScale+ MPSoC[v2019.2 – v2020.1]

# Agenda

- ▶ 矩陣運算原理
- ▶ HLS IP 設計流程
  - CPP 與 Test Bench
  - 建立 HLS 專案
  - HLS C 模擬與合成
  - HLS 優化
  - HLS 解決方案比較
- ▶系統架構 加法器
- ▶ HLS IP 設計流程
  - CPP 與 Test Bench
  - HLS 介面定義
  - HLS 優化
  - HLS 合成與模擬
  - HLS IP 導出

- ➤ Vivado 專案
  - HLS IP 設定
  - IPI 設定
- ▶ Linux 設計
  - 修改 Device tree 內容
  - 修改 Driver 內容
- ▶ 測試 API



### 矩陣運算原理

#### > C[4][4] = A[4][4] \* B[4][4]

| <b>A</b> 11            | <b>A</b> 12 | <b>A</b> 13 | <b>A</b> 14            |
|------------------------|-------------|-------------|------------------------|
| <b>A</b> <sub>21</sub> | <b>A</b> 22 | <b>A</b> 23 | <b>A</b> <sub>24</sub> |
| <b>A</b> 31            | <b>A</b> 32 | <b>A</b> 33 | <b>A</b> 34            |
| <b>A</b> 41            | <b>A</b> 42 | <b>A</b> 43 | <b>A</b> 44            |



|   | B <sub>11</sub>        | B <sub>12</sub> | B <sub>13</sub> | B <sub>14</sub> |
|---|------------------------|-----------------|-----------------|-----------------|
|   | <b>B</b> <sub>21</sub> | B <sub>22</sub> | B <sub>23</sub> | B <sub>24</sub> |
| • | <b>B</b> 31            | B <sub>32</sub> | В33             | B <sub>34</sub> |
|   | B <sub>41</sub>        | B <sub>42</sub> | B <sub>43</sub> | B44             |



| C <sub>11</sub> | C <sub>12</sub> | C <sub>13</sub> | C <sub>14</sub> |
|-----------------|-----------------|-----------------|-----------------|
| C <sub>21</sub> | C <sub>22</sub> | C <sub>23</sub> | C <sub>24</sub> |
| C <sub>31</sub> | C <sub>32</sub> | C <sub>33</sub> | C <sub>34</sub> |
| C <sub>41</sub> | C <sub>42</sub> | C <sub>43</sub> | C <sub>44</sub> |

$$\rightarrow$$
 C<sub>11</sub> = A<sub>11</sub> \* B<sub>11</sub> + A<sub>12</sub> \* B<sub>21</sub> + A<sub>13</sub> \* B<sub>31</sub> + A<sub>41</sub> \* B<sub>41</sub>

$$C_{12} = A_{11} * B_{12} + A_{12} * B_{22} + A_{13} * B_{32} + A_{41} * B_{42}$$

$$C_{13} = A_{11} * B_{13} + A_{12} * B_{23} + A_{13} * B_{33} + A_{41} * B_{43}$$

$$C_{14} = A_{11} * B_{14} + A_{12} * B_{24} + A_{13} * B_{34} + A_{41} * B_{44}$$

▶ 轉換成 C 程式碼:

Page 4



# HLS IP 設計流程 – CPP 與 Test Bench

#### matrix\_mul.cpp

```
#include "matrix_mul.h"

void matrix_mul(ap_int<8> A[4][4],ap_int<8> B[4][4],ap_int<16> C[4][4])

{

for(int i=0;i<4;i++)

{

C[i][j]=0;

for(int k=0;k<4;k++)

{

C[i][j]=C[i][j]+A[i][k]*B[k][j];

}

}
```

#### > matrix\_mul.h

```
#ifndef __MATRIX_MUL__
#define __MATRIX_MUL__

#include "ap_fixed.h"
void matrix_mul(ap_int<8> A[4][4],ap_int<8> B[4][4],ap_int<16> C[4][4]);
#endif
```


## HLS IP 設計流程 – CPP 與 Test Bench

```
matrix_mul_tb.cpp
   #include "matrix_mul.h"
   #include <iostream>
   int main()
            ap_int<8> A[4][4];
            ap_int<8> B[4][4];
            ap_int<16> C[4][4];
            for(int i=0;i<4;i++)
                         for(int j=0;j<4;j++)
                                      A[i][j]=i*4+j;
                                      B[i][j]=A[i][j];
             matrix_mul(A,B,C);
            for(int i=0;i<4;i++)
                         for(int j=0;j<4;j++)
                                      std::cout<<"C["<<i<<","<<|<<"]="<<C[i][i]<<std::endl;
             return 0;
```


# HLS IP 設計流程 –建立 HLS 專案

#### ▶ 流程:

- 1. Create New Project
- 2. Add File...
- 3. Top Function
- 4. Add TestBench File...
- 5. 選擇 ZCU102
- 6. Finish



# HLS IP 設計流程 –建立 HLS 專案



# HLS IP 設計流程 – HLS C 模擬與合成

#### ➤ HLS 模擬:


#### - Run C Simulation

```
Vivado HLS 2020.1 - matrix_mul (C:\TRD\HLS_matrix_mul\matrix_mul)
File Edit Project Solution Window Help
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
    Compiling ../../../matrix_mul_tb.cpp in debug mode
 4 Compiling ../../../matrix_mul.cpp in debug mode 
5 Generating csim.exe
 6C[0,0]=56
 7C[0,1]=62
 8 C[0, 2]=68
 9C[0,3]=74
10C[1,0]=152
11 C[1,1]=174
120[1,2]=196
13 C[1,3]=218
14C[2,0]=248
15 C[2,1]=286
16 C[2,2]=324
17C[2,3]=362
18 C[3,0]=344
19 C[3,1]=398
20 C[3,2]=452
21 C[3,3]=506
22 INFO: [SIM 1] CSim done with 0 errors.
24
```

### HLS IP 設計流程 – HLS C 模擬與合成

#### ▶ HLS 合成:

#### - Run C Synthesis



#### ➤ Pipeline 定義:


- 下一個操作不需要等上一個操作完成所有步驟,就可以進行運作,用於函數與循環。


#### ▶範例:

▶1-50:如果没有 pipeline 優化指令,則函數每 3 個時鐘週期讀取一個數值,每 2 個時鐘週期輸出一個

數值。函數的 Initiation Interval(Ⅱ)為 3.latency 為2。加了 pipeline 之後,Ⅱ = 1 。

▶1-51:使用 pipeline 優化指令,可以將一個 8 時鐘週期的循環(II = 3)改為 4時鐘週期。





#### ➤ Pipeline 定義:

✓Rewinding pipelined loops:可以使循環成為函數中的頂級循環或在使用 DATAFLOW 優化的區域中使用的循環。




Figure 1-63: Loop Pipelining with Rewind Option

#### ▶範例:

▶1-63:顯示對循環進行流水處理時使用 Rewind 的操作。在循環迭代計數結束時,循環立即開始重新執行。

#### ➤ ARRAY\_PARTITION 定義:

-type:


✓ Block:將數值以 Block 型態分割,並且資料是按順序放置。


✓ Cyclic:將數值以 Cyclic 型態分割,並且資料是按交叉放置。

✓Complete:將數值全部打散,可同时獲取所有資料,是以暫存器方式實現。

- dimension:允許對不同維度進行分割,dim = 1 代表是一維,dim = 2 代表是二維。

#### **▶**範例:





- ➤ Pipeline 設定:
  - matrix\_mul\_label1上右鍵 -> Insert Directive...

File Edit Project Solution Window Help

⇒ matrix\_mull

> isolicudes

> isolicudes

> isolicudes

⇒ isolicudes

⇒ matrix\_mul.cpp

isolicudes

⇒ matrix\_mul.cpp

isolicudes

→ matrix\_mul.cpp

matrix\_mul\_tb.cpp

in solution1

in solution2

void matrix\_mul(ap\_int<8> A[4][4],ap\_int<8> B[4][4],ap\_int<16> C[4][4]

VWADO INS.CONDUC ([3,2]-1316 ([3,3]-1370 MFG: [CGSJM-212-100] \*\*\* C/RTL co-simulation finished: PASS \*\*\* NFG: [CGSJM-212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise,


for(int i=0;i<4;i++)

E Outline ☑ Directive Substitute of Directive of Dir

R B B B | - D - - - 2 -

- Directive -> PIPELINE
- 選取 enable loop rewinding
- ➤ ARRAY\_PARTITION 設定:
  - A/B 上右鍵 -> Insert Directive...
  - Directive -> ARRAY PARTITION

 $-\dim -> 2/1$ 



Page 15

# HLS IP 設計流程 – HLS 解決方案比較

- ➤ solution1 設定:
  - 沒有任何優化
- ➤ solution2 設定:
  - 優化 Pipeline
- ➤ solution3 設定:
  - 優化 Pipeline
  - 優化 ARRAY\_PARTITION

#### Performance Estimates

#### □ Timing

| Clock  |           | solution1 | solution2 | solution3 |
|--------|-----------|-----------|-----------|-----------|
| ap_clk | Target    | 10.00 ns  | 10.00 ns  | 10.00 ns  |
|        | Estimated | 3.210 ns  | 5.896 ns  | 5.896 ns  |

#### ■ Latency


|                    |     | solution1 | solution2 | solution3 |
|--------------------|-----|-----------|-----------|-----------|
| Latency (cycles)   | min | 169       | 34        | 18        |
|                    | max | 169       | 34        | 18        |
| Latency (absolute) | min | 1.690 us  | 0.340 us  | 0.180 us  |
|                    | max | 1.690 us  | 0.340 us  | 0.180 us  |
| Interval (cycles)  | min | 169       | 34        | 18        |
|                    | max | 169       | 34        | 18        |

#### **Utilization Estimates**

|          | solution1 | solution2 | solution3 |
|----------|-----------|-----------|-----------|
| BRAM_18K | 0         | 0         | 0         |
| DSP48E   | 1         | 2         | 2         |
| FF       | 49        | 57        | 23        |
| LUT      | 174       | 375       | 257       |
| URAM     | 0         | 0         | 0         |



# 系統架構 – 加法器



Interface

Memory

Page 18



### HLS IP 設計流程 - CPP 與 Test Bench


➤ Example.cpp #include "ap\_axi\_sdata.h" void example(ap\_axis<32,1,1,1> A[50], ap\_axis<32,1,1,1> B[50]){ int i; add loop: for(i = 0; i < 50; i++){  $B[i].data = A[i].data.to_int() + 5;$ B[i].keep = A[i].keep;B[i].strb = A[i].strb;B[i].user = A[i].user; B[i].last = A[i].last;B[i].id = A[i].id;B[i].dest = A[i].dest;

# HLS IP 設計流程 – CPP 與 Test Bench

```
> Example test.cpp
    #include <stdio.h>
   #include "ap_axi_sdata.h"
    void example(ap_axis<32,1,1,1> A[50], ap_axis<32,1,1,1> B[50]);
    int main(){
               ap_axis<32,1,1,1> A[50];
               ap_axis<32,1,1,1> B[50];
              for(int i=0; i < 50; i++){
                             A[i].data = i;
                             A[i].keep = 1;
                             A[i].strb = 1;
                             A[i].user = 1;
                             A[i].last = 0;
                             A[i].id = 0;
                             A[i].dest = 1;
              example(A,B);
              for(int i=0; i < 50; i++){
                             if(B[i].data.to_int() != (i+5)){
                                            printf("ERROR: HW and SW results mismatch\n");
                                            return 1;
              printf("Success: HW and SW results match\n");
              return 0;
```

### HLS IP 設計流程 - HLS 介面定義

- ▶介面分類:
  - ➤ AXI4-Stream: PL 端資料輸入與輸出介面
  - ➤ AXI4-Lite: ARM 透過 AXI4-Lite 介面進行暫存器進行操作
- ▶ 設定:
  - Source -> example.cpp -> example function -> Directive




### HLS IP 設計流程 - HLS 介面定義

#### > AXI4-Lite 設定:

- example 上右鍵 -> Insert Directive...
- Directive -> INTERFACE
- mode -> s\_axilite


#### ➤ AXI4-Stream 設定:

- A/B 上右鍵 -> Insert Directive...
- Directive -> INTERFACE
- mode -> axis





Page 23



#### > UNROLL 定義:

- ✓ Rolled loop:每個函式都是單獨的時間周期。
- ✓ Partially unrolled loop: Loop 將被 2 的因子展開。
- **✓Unrolled loop**:完全 unrolled,因此需要將資料進行劃分。

```
void top(...) {
 for mult: for (i=3; i>0; i--) {
       a[i] = b[i] * c[i];
```

#### Rolled Loop Read b[3] Read b[2] Read b[1] Read b[0] Read c[3] Read c[2] Read c[1] Read c[0] Write a[2]

| Partially Un | rolled Loop |
|--------------|-------------|
| Read b[3]    | Read b[1]   |
| Read c[3]    | Read c[1]   |
| Read b[2]    | Read b[0]   |
| Read c[2]    | Read c[0]   |
| *            |             |
| •            | •           |
| Write a[3]   | Write a[1]  |
| Write a[2]   | Write a[0]  |

Unrolled Loop

Read b[3]

Read c[3] Read b[2] Read c[2] Read b[1]

Read c[1] Read b[0] Read c[0]

#### ▶範例:

- ▶ Rolled loop:需要四個時間周期,只需要一個乘法器和單端口的 BRAM
- ▶ Partially unrolled loop:需要兩個時間周期,需要兩個乘法器和雙端口的 BRAM
- ▶Unrolled loop:需要四次資料寫讀,需要四個乘法器和雙端口的 BRAM

Write a[3] Write a[2] Write a[1] Write a[0]

Loop Unrolling Details


#### > UNROLL 設定:


- add\_loop 上右鍵 -> Insert Directive...
- Directive -> UNROLL
- factor -> 10


#### ➤ Pipeline 設定:

- add\_loop 上右鍵 -> Insert Directive...
- Directive -> PIPELINE

- 選取 enable loop rewinding








Page 25

## HLS IP 設計流程 – HLS 合成與模擬

- > HLS 合成:
  - Run C Synthesis
  - ✓確認資源使用率、延遲與間隔時間
  - ✓需要確認 AXI4-Lite 與 AXI4-Stream 介面是否正確產生




| RTL Ports              | Dir | Rits | Protocol   | Source Object | СТуре       |
|------------------------|-----|------|------------|---------------|-------------|
| s axi AXILiteS AWVALID |     |      | s axi      |               | return voi  |
| s axi AXILiteS AWREADY |     |      | s axi      |               | return voi  |
| s axi AXILiteS AWADDR  | in  |      | s axi      |               | return voi  |
| s axi AXILiteS WVALID  | in  | - 1  | s axi      |               | return voi  |
| s axi AXILiteS WREADY  | out |      | s axi      |               | return voi  |
| s axi AXILiteS WDATA   | in  |      | s axi      |               | return voi  |
| s axi AXILiteS WSTRB   | in  | 4    | s axi      |               | return voi  |
| s axi AXILiteS ARVALID | in  | - 1  | s axi      | AXILiteS      | return voi  |
|                        | out | 1    | s axi      |               | return voi  |
| s axi AXILiteS ARADDR  | in  | 4    | s axi      |               | return voi  |
| s axi AXILiteS RVALID  | out | 1    | s axi      | AXILiteS      | return voi  |
| s axi AXILiteS RREADY  | in  | - 1  | s axi      |               | return voi  |
| s axi AXILiteS RDATA   | out | 32   | s axi      | AXILiteS      | return voi  |
| s axi AXILiteS RRESP   | out | 2    | s axi      | AXILiteS      | return voi  |
| s axi AXILiteS BVALID  | out | 1    | s axi      | AXILiteS      | return voi  |
| s_axi_AXILiteS_BREADY  | in  | - 1  | s_axi      | AXILiteS      | return voi  |
| s axi AXILiteS BRESP   | out | 2    | s axi      | AXILiteS      | return voi  |
| ap_clk                 | in  | 1    | ap_ctrl_hs | example       | return valu |
| ap_rst_n               | in  | 1    | ap_ctrl_hs | example       | return valu |
| interrupt              | out | 1    | ap_ctrl_hs | example       | return valu |
| A_TVALID               | in  | 1    | axis       | A_dest_V      | pointe      |
| A_TREADY               | out | 1    | axis       |               | pointe      |
| A_TDEST                | in  | 1    | axis       |               | pointe      |
| B_TREADY               | in  | 1    | axis       |               | pointe      |
| B_TVALID               | out | 1    | axis       |               | pointe      |
| B_TDEST                | out | 1    | axis       | B_dest_V      | pointe      |
| A_TDATA                | in  | 32   | axis       |               | pointe      |
| A_TKEEP                | in  | 4    | axis       | A_keep_V      | pointe      |
| A_TSTRB                | in  |      | axis       |               | pointe      |
| A_TUSER                | in  |      | axis       |               | pointe      |
| A_TLAST                | in  |      | axis       |               | pointe      |
| A_TID                  | in  |      | axis       |               | pointe      |
| B_TDATA                | out |      | axis       |               | pointe      |
| B_TKEEP                | out |      | axis       |               | pointe      |
| B_TSTRB                | out |      | axis       |               | pointe      |
| B_TUSER                | out |      | axis       |               | pointe      |
| B_TLAST                | out |      | axis       |               | pointe      |
| B_TID                  | out | 1    | axis       | B_id_V        | pointe      |

# HLS IP 設計流程 – HLS 合成與模擬

- ➤ HLS 模擬:
  - Run C/RTL Cosimulation
  - Dump Trace -> all [ 查看全部端口與信號波形 ]



- Open Wave Viewer...




### HLS IP 設計流程 - HLS IP 導出

#### ▶ HLS IP 導出:





- -<HLS 專案>/solution1/impl/ip 找到 HLS IP.zip
- -<HLS 專案>/solution1/impl/ip/drivers 找到相關驅動程式



Export RTL

Export RTL as IP

Format Selection

IP Catalog

Evaluate Generated RTL

Vivado synthesis

Vivado synthesis, place and route

▼ Configuration...

Do not show this dialog box again.

Cancel

XO file location: /home/john/19.2/ZCU102/HLS/example.x Browse






## Vivado 專案 – HLS IP 設定

#### > HLS IP 設定:


- Project Manager -> Settings
- Project Settings -> IP Repository
- IP Repositories -> 增加 IP 路徑



# Vivado 專案 – IPI 設定


#### ▶ DMA 設定:

- 關閉 Scatter 功能
- Read/Write Max Burst Size 設定 256




# Vivado 專案 – IPI 設定


- ➤ MPSoC 設定:
  - 開啟 AXI-HPCO FPD
  - Bus 寬度為 32
  - 開啟 GPIO EMIO [ Reset HLS IP ]
- ➤ Slice設定:
  - 選定 EMIO 10 為 HLS IP 重置腳位



Page 32



### Vivado 專案 – IPI 設定



Page 33



### Linux 設計 – 修改 Device Tree 內容

#### > HLS IP 設定:

### Linux 設計 – 修改 Driver 內容

#### ➤ ARM GPIO 架構:

- ✓ 在 kernel 3.13 後,Linux 引入新的 GPIOD API,所有函數皆以 gpiod\_ 為前綴。
- ✓ 新的 GPIO 方式,不需要手動釋放資源。
- ✓ 使用 GPIO 函數前需要引用頭文件 #include linux/gpio/consumer.h>
- ✓ 取得 GPIO 資源並回傳一個 struct gpio\_desc 的結構指標:
  - struct gpio\_desc \*devm\_gpiod\_get(struct device \*dev, const char \*con\_id, enum gpiod\_flags flags)
    - flags:用於指定方向和初始值
      - 1. GPIOD ASIS 或 0:表示不初始化 GPIO
      - 2. GPIOD\_IN:初始化 GPIO 作為輸入
      - 3. GPIOD OUT LOW / GPIOD OUT HIGH: 將 GPIO 初始化作為輸出,值為 0 / 1
      - 4. GPIOD\_OUT\_LOW\_OPEN\_DRAIN / GPIOD\_OUT\_HIGH\_OPEN\_DRAIN:與上列相同,但強制以 Open Drain 的方式使用,用於 I2C 狀態上
    - con\_id :
      - ◆ devm\_gpiod\_get -> \_gpio\_get\_index [ gpiolib.c ] -> of\_find\_gpio(),該方法在查詢 Device Tree GPIO 資源已經自動加了 "-gpio"、"-gpios" 字尾,所以在使用時,要對匹配字串進行相應的修改。例:

Device Tree : reset-gpios = <&gpio 88 0>;

Driver : rst\_gpio = devm\_gpiod\_get(&pdev->dev, "reset", GPIOD\_OUT\_LOW);

### Linux 設計 – 修改 Driver 內容

- ➤ ARM GPIO 架構:[續]
  - ✓ 讀取 GPIO 數值:
    - int gpiod\_get\_value\_cansleep(const struct gpio\_desc \*desc)
  - ✓ 設定 GPIO 數值:
    - void gpiod\_set\_value\_cansleep(struct gpio\_desc \*desc, int value)
  - ✓ 設定 GPIO 方向:
    - int gpiod\_direction\_input(struct gpio\_desc \*desc)
    - int gpiod\_direction\_output(struct gpio\_desc \*desc, int value)
  - ✓ 檢查 GPIO 方向:
    - int gpiod\_get\_direction(const struct gpio\_desc \*desc)
    - ➤ 返回值為 GPIOF\_DIR\_IN 或者 GPIOF\_DIR\_OUT

### Linux 設計 – 修改 Driver 內容

```
➤ HLS IP 驅動:
  #include linux/gpio/consumer.h>
  struct gpio_desc *rst_gpio;
                                             /* Init/Reset HLS IP*/
  static int add_probe(struct platform_device *pdev)
         rst_gpio = devm_gpiod_get(&pdev->dev, "reset", GPIOD_OUT_LOW);
         if (IS_ERR(rst_gpio)) {
                  if (PTR_ERR(rst_gpio) != -EPROBE_DEFER)
                           dev_err(&pdev->dev, "Reset GPIO not setup in DT");
                  return -ENOENT;
        /* Release reset for HLS IP */
         gpiod_set_value_cansleep(rst_gpio, 1);
```



### 測試 APL

