**Field Application Engineer** 

Adaptive and Embedded Computing Group (AECG)



## **Revision History**

Date	Version	Description
10/25/23	1.0	Initial version for flow introduction.

© Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.


NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the "Information") is provided "AS-IS" with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.




## Vivado 2021.1 Part





#### vc707\_bist.zip







\*\*\* 沒特別提到的選項就是按 OK 或是 Next, Finish 之類的一直按下去 \*\*\* 該流程是參照 Vivado 2014.1 移植到 2021.1, 若有其他版本請自己移植













#### Wait a minute...












































## **Vitis 2021.1 Part**





\*\*\* 實際檔案請按照自己設定的位置與名稱去開啟











































# AMDI

## **APPENDIX A: Combine bitstream with .elf file(Only for MicroBlaze)**






## **APPENDIX A: Combine bitstream with .elf file(Only for MicroBlaze)**



## APPENDIX A: Combine bitstream with .elf file(Only for MicroBlaze)

Then Regenerate the bitstream, you will get a .bit file which including .elf.

## **APPENDIX B: Program Error**







F8

Terminate and Remove

## **APPENDIX C: Program ZYNQ Series(ZC702)**





## **APPENDIX C: Program ZYNQ Series(ZC702)**

