



VC707 BIST Flow

Field Application Engineer

Adaptive and Embedded Computing Group (AECG)


Revision History

Date	Version	Description
10/25/23	1.0	Initial version for flow introduction.

© Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the "Information") is provided "AS-IS" with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.



Vivado 2021.1 Part



VC707 BIST Flow






vc707_bist.zip



*** 沒特別提到的選項就是按 OK 或是 Next, Finish 之類的一直按下去
*** 該流程是參照 Vivado 2014.1 移植到 2021.1，若有其他版本請自己移植

VC707 BIST Flow



VC707 BIST Flow

Project Summary x Package IP - gtxe2_top x

Packaging Steps

- ✓ Identification
- ✓ Compatibility
- ✓ File Groups
- Customization Parameters
- ✓ Ports and Interfaces
- Addressing and Memory
- ✓ Customization GUI
- Review and Package**

Review and Package

Summary

Display name: gtxe2_top_v1_0
Description: gtxe2_top_v1_0
Root directory: c:/BIST/vc707_bist/gtxe2_top_v1_00_a/hdl

After Packaging

An archive will not be generated. Use the settings link below to change your preference
Project will be removed after completion
[Edit packaging settings](#)


Tcl Console

```
ipx::move_temp_component_back -component [ipx::current_cc]
close_project -delete
set_property ip_repo_paths c:/BIST/vc707_bist/gtxe2_top
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/BIS
pwd
pwd
cd C:/BIST/vc707_bist; source ./system.tcl
```


Package IP

Wait a minute...


VC707 BIST Flow




VC707 BIST Flow



VC707 BIST Flow



VC707 BIST Flow



VC707 BIST Flow

Memory Interface Generator

VIVADO[®]
ML Editions

Pin Compatible FPGAs
Memory Selection
Controller Options
AXI Parameter
Memory Options
FPGA Options
Extended FPGA Options
IO Planning Options
Pin Selection
System Signals Selection
Summary
Simulation Options
PCB information
Design Notes

Memory Options C0 - DDR3 SDRAM

Input Clock Period: Select the period for the PLL input clock (CLKIN). MIG determines the allowable input clock periods based on the Memory Clock Period entered above and the clocking guidelines listed in the User Guide. The generated design will use the selected Input Clock and Memory Clock Periods to generate the required PLL parameters. If the required input clock period is not available, the Memory Clock Period must be modified.

5000 ps (200 MHz)

☒ Select Additional Clocks (if required)

MIG can generate up to 5 additional clocks to be used in Fabric logic. This will be generated from the same MMCM which is used for generation of UI_CLK. The first clock (Clock 0) has a wider range of choices. All the values in the additional clocks drop downs are calculated considering the MMCM VCO frequency as **1250 ps (800 MHz)** Mhz. For complete details on clocking of MIG, refer to MIG User Guide.

Clock 0	10000 ps (100.00000 Mhz)	D = 8.000
Clock 1	3906 ps (256.00000 Mhz)	D = 1
Clock 2	4062 ps (246.15384 Mhz)	D = 1
Clock 3	4218 ps (237.03703 Mhz)	D = 1
Clock 4	4375 ps (228.57143 Mhz)	D = 1
	4531 ps (220.68965 Mhz)	
	4687 ps (213.33333 Mhz)	
	4843 ps (206.45161 Mhz)	
	5000 ps (200.00000 Mhz)	
	5156 ps (193.93939 Mhz)	
	5312 ps (188.23529 Mhz)	

Choose the Memory Clock Period (ps) and frequency (MHz) for the memory vendor. Memory Option selections are restricted to those supported by the controller. Consult the memory datasheet for more information.

Read Burst Type

The burst type determines the data ordering within a burst. Consult the memory datasheet for more information. Burst length 8 is the only supported value.

Sequential

Output Driver Impedance Control

Programmable impedance for the output buffer.

RZQ/7

User Guide

< Back Next > Cancel

VC707 BIST Flow

Memory Interface Generator

VIVADO[®]

ML Editions

Pin Compatible FPGAs

Memory Selection

Controller Options

AXI Parameter

Memory Options

FPGA Options

Extended FPGA Options

IO Planning Options

Pin Selection

System Signals Selection

Summary

Simulation Options

PCB information

Design Notes

Pin Selection For Controller 0 - DDR3 SDRAM

	Signal Name	Bank Number	Byte Number	Pin Number	IO Standard
1	ddr3_dq[0]	39	T3	N14	SSTL15_T_DCI
2	ddr3_dq[1]	39	T3	N13	SSTL15_T_DCI
3	ddr3_dq[2]	39	T3	L14	SSTL15_T_DCI
4	ddr3_dq[3]	39	T3	M14	SSTL15_T_DCI
5	ddr3_dq[4]	39	T3	M12	SSTL15_T_DCI
6	ddr3_dq[5]	39	T3	N15	SSTL15_T_DCI
7	ddr3_dq[6]	39	T3	M11	SSTL15_T_DCI
8	ddr3_dq[7]	39	T3	L12	SSTL15_T_DCI
9	ddr3_dq[8]				
10	ddr3_dq[9]				
11	ddr3_dq[10]				
12	ddr3_dq[11]				
13	ddr3_dq[12]				
14	ddr3_dq[13]				
15	ddr3_dq[14]	39	T2	H14	SSTL15_T_DCI
16	ddr3_dq[15]	39	T2	J15	SSTL15_T_DCI
17	ddr3_dq[16]	39	T1	E15	SSTL15_T_DCI
18	ddr3_dq[17]	39	T1	E13	SSTL15_T_DCI
19	ddr3_dq[18]	39	T1	F15	SSTL15_T_DCI
20	ddr3_dq[19]	39	T1	E14	SSTL15_T_DCI
21	ddr3_dq[20]	39	T1	G13	SSTL15_T_DCI
22	ddr3_dq[21]	39	T1	G12	SSTL15_T_DCI
23	ddr3_dq[22]	39	T1	F14	SSTL15_T_DCI

DRC Validation

Current Pinout is valid.

Save Log Message...

OK

INFO: Press **Validate** to proceed.

Validate

Read XDC/UCF

Save Pin Out



User Guide

< Back

Next >

Cancel

VC707 BIST Flow



VC707 BIST Flow

The screenshot displays the Xilinx IDE interface for the VC707 BIST flow. The 'Sources' window shows the project hierarchy with 'system_wrapper' and 'system' files highlighted. The 'Source File Properties' window shows 'system.bd' is enabled. The 'Implementation' menu is open, showing 'Run Implementation' and 'Generate Bitstream' options. A dialog box titled 'No Implementation Results Available' is displayed, asking if the user wants to launch synthesis and implementation.

Sources Window:

- Design Sources (3)
 - system (system.bd) (32)
 - Configuration Files (2)
- Constraints (1)
 - constrs_1 (1)
- Simulation Sources (1)

Source File Properties:

- system.bd
 - Enabled
 - Location: C:/BIST/VC707_B

Implementation Menu:

- Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

No Implementation Results Available Dialog:

There are no implementation results available. OK to launch synthesis and implementation? 'Generate Bitstream' will automatically start when synthesis and implementation completes.



☐ Don't show this dialog again

Yes **No**




**THIRTY-SEVEN
MINUTES
LATER...**


VC707 BIST Flow




Vitis 2021.1 Part




VC707 BIST Flow



*** 實際檔案請按照自己設定的位置與名稱去開啟




VC707 BIST Flow




VC707 BIST Flow

AXI_Vitis_211 - Vitis IDE



AXI_Vitis_211 - Vitis IDE



VC707 BIST Flow

New Application Project

Platform

Choose a platform for your project. You can also create an application from XSA through the 'Create a new platform from hardware (XSA)' tab.

Select a platform from repository | Create a new platform from hardware (XSA)

Find:

+ Add ⚙ Manage

Name	Board	Flow	Vendor	Path
[custom]	vc707	Embedded SW Dev	xilinx	C:\Users\User\Desktop\AXI_Vitis_211\ export\
qspi [custom]		Embedded SW Dev	xilinx	C:\Users\User\Desktop\AXI_Vitis_211\qspi\export\qspi\qspi.x
teste [custom]	zcu106	Embedded SW Dev	xilinx	C:\Users\User\Desktop\AXI_Vitis_211\teste\export\teste\teste.
VC707 [custom]	vc707	Embedded SW Dev	xilinx	C:\Users\User\Desktop\AXI_Vitis_211\VC707\export\VC707\VC
VC707_BIST [custom]	vc707	Embedded SW Dev	xilinx	C:\Users\User\Desktop\AXI_Vitis_211\VC707_BIST\export\VC7
VC707_BRAM [custom]	vc707	Embedded SW Dev	xilinx	C:\Users\User\Desktop\AXI_Vitis_211\VC707_BRAM\export\VC
VC707_LCD [custom]	vc707	Embedded SW Dev	xilinx	C:\Users\User\Desktop\AXI_Vitis_211\VC707_LCD\export\VC7
VC707BB [custom]	vc707	Embedded SW Dev	xilinx	C:\Users\User\Desktop\AXI_Vitis_211\VC707BB\export\VC707
zcu104 [custom]		Embedded SW Dev	xilinx	C:\Users\User\Desktop\AXI_Vitis_211\zcu104\export\zcu104\z
zcu208 [custom]	zcu111	Embedded SW Dev	xilinx	C:\Users\User\Desktop\AXI_Vitis_211\zcu208\export\zcu208\z

Platform Info

General Info

Name: VC707_BRAM

Part: xc7vx485tffg1761-2

Family: virtex7

Description: VC707_BRAM

Acceleration Resources

The selected platform does not have application acceleration capabilities


Domain Details

Domains


Domain name	Details
standalone on microblaze_0	CPU: microblaze_0

< Back Next > Finish Cancel


VC707 BIST Flow



VC707 BIST Flow



VC707 BIST Flow



VC707 BIST Flow

The screenshot displays the VC707 IDE interface. On the left, a file explorer shows a project structure with files like `hello_flash.h`, `hello_uart.c`, `lcd_complete.c`, `lcd_simple.c`, `menu.c`, `menu.h`, `push_button_test.c`, `rotary_simple.c`, `xaxiethernet_example_intr_sgdma.c`, `xaxiethernet_example_util.c`, `xaxiethernet_example.h`, `xgpio_tapp_example.c`, `xiic_eeprom_example.c`, `xilflash_properties.h`, `xilflash_protection_example.c` (highlighted), `xtmrctr_intr_example.c`, `Iscrip.tld`, and `README.txt`. The main editor shows the source code of `xilflash_protection_example.c`, with line 128 highlighted: `u8 ReadBuffer[FLASH_TEST_SIZE]; /* Buf`. A `Find/Replace` dialog box is open in the foreground, showing the search for `ReadBuffer` and the replacement with `ReadBuffer_f`. The `Replace All` button is highlighted in yellow.

File Explorer:

- > `hello_flash.h`
- > `hello_uart.c`
- > `lcd_complete.c`
- > `lcd_simple.c`
- > `menu.c`
- > `menu.h`
- > `push_button_test.c`
- > `rotary_simple.c`
- > `xaxiethernet_example_intr_sgdma.c`
- > `xaxiethernet_example_util.c`
- > `xaxiethernet_example.h`
- > `xgpio_tapp_example.c`
- > `xiic_eeprom_example.c`
- > `xilflash_properties.h`
- > `xilflash_protection_example.c`
- > `xtmrctr_intr_example.c`
- `Iscrip.tld`
- `README.txt`


Code Editor (Line 128):

```
u8 ReadBuffer[FLASH_TEST_SIZE]; /* Buf
```

Find/Replace Dialog:

- Find: `ReadBuffer`
- Replace with: `ReadBuffer_f`
- Direction: ☒ Forward
- Scope: ☒ All
- Options: ☐ Case sensitive, ☒ Wrap search, ☐ Whole word, ☐ Incremental, ☐ Regular expressions
- Buttons: Find, Replace/Find, Replace, Replace All (highlighted), Close

VC707 BIST Flow



VC707 BIST Flow

The image shows a code editor interface with a file explorer on the left, a code editor in the center, and a Find/Replace dialog box on the right.

File Explorer (Left):

- > .h hello_flash.h
- > .c hello_uart.c
- > .c lcd_complete.c
- > .c lcd_simple.c
- > .c menu.c
- > .h menu.h
- > .c push_button_test.c
- > .c rotary_simple.c
- > .c xaxiethernet_example_intr_sgdma.c
- > .c xaxiethernet_example_util.c
- > .h xaxiethernet_example.h
- > .c xgpio_tapp_example.c
- > .c xiic_eeprom_example.c
- > .h xilflash_properties.h
- > .c xilflash_protection_example.c
- > .c xtmrctr_intr_example.c
- Iscrip.tld
- README.txt
- > _ide


Code Editor (Center):

```
136
137 int TmrCtrIntrExample(INTC* IntcInstancePtr,
138     XTmrCtr* InstancePtr,
139     u16 DeviceId,
140     u16 IntrId,
141     u8 TmrCtrNumber);
142
143 static int TmrCtrSetupIntrSystem(INTC* IntcInstancePtr,
144     XTmrCtr* InstancePtr,
145     u16 DeviceId,
146     u16 IntrId,
147     u8 TmrCtrNumber);
148
149 void TimerCounterHandler(void *Callback)
150
151 void TmrCtrDisableIntr(INTC* IntcInstancePtr,
152     u16 DeviceId,
153     u16 IntrId,
154     u8 TmrCtrNumber);
155
156 #ifndef TESTAPP_GEN
157 INTC InterruptController; /* The instance of the interrupt controller */
158
159 XTmrCtr TimerCounterInst; /* The instance of the timer counter */
160 #endif
161
162 /*
163 * The following variables are shared
164 * interrupt processing such that they
165 */
166 volatile int TimerExpired;
```

Find/Replace Dialog Box (Right):

- Find: InterruptController
- Replace with: InterruptController_f
- Direction: ☒ Forward, ☐ Backward
- Scope: ☒ All, ☐ Selected lines
- Options: ☐ Case sensitive, ☒ Wrap search, ☐ Whole word, ☐ Incremental, ☐ Regular expressions
- Buttons: Find, Replace/Find, Replace, Replace All, Close



VC707 BIST Flow



```
133 #define MEM_WIDTH      32
134
135 /*
136  * This constant specifies the offset from the Memory Baseaddress, for a V6 DDRX
137  * device, from which the memory tests have to be run. By default this value is
138  * set to 0x00020000.
139  * Offset can be used to run the program out of the memory to test and not
140  * clobber our software. Set this value to power of 2 larger than the size of
141  * this program.
142  * Offset should be set to a value less than half the size of the
143  * V6_DDRX memory for 'Maximum Bank Address/Row/Column noise' test
144  * (V6_DDRX_TEST_3) and to a value less than the size of the V6_DDRX memory for
145  * remaining tests.
146  */
147 #ifndef MEM_OFFSET
148 #define MEM_OFFSET      0x00030000 modify this value to 0x00000000
149 #endif
150
151 /*
152  * Bit masks for the tests that are to be done on the memory.
153  */
154 #define V6_DDRX_TEST_0  0x0001 /* V6_DDRX_TEST_0 - Write all zeros and verify */
155 #define V6_DDRX_TEST_1  0x0002 /* V6_DDRX_TEST_1 - Write all ones and verify */
156 #define V6_DDRX_TEST_2  0x0004 /* V6_DDRX_TEST_2 - Test for stuck together
157                                row/col bits*/
158 #define V6_DDRX_TEST_3  0x0008 /* V6_DDRX_TEST_3 - MAX BA/ROW/COL NOISE */
159 #define V6_DDRX_TEST_4  0x0010 /* V6_DDRX_TEST_4 - DATA = !ADDR test */
160
161 /*
162  * Tests to be done. All the tests are enabled by default.
```

Then build the whole application


VC707 BIST Flow




It works!



APPENDIX A: Combine bitstream with .elf file(Only for MicroBlaze)




APPENDIX A: Combine bitstream with .elf file(Only for MicroBlaze)




APPENDIX A: Combine bitstream with .elf file(Only for MicroBlaze)

Then Regenerate the bitstream, you will get a .bit file which including .elf.



APPENDIX B: Program Error




Solution



APPENDIX C: Program ZYNQ Series(ZC702)



APPENDIX C: Program ZYNQ Series(ZC702)



```
*****
*****
**      Xilinx Zynq-7000 AP SoC ZC702 Evaluation Kit      **
*****
*****
Choose Feature to Test:
1: PS UART Test
2: PS IIC Test
3: PS TIMER Test
4: PS SCUGIC Test
5: PS DCFG Test
6: PS DDR3 Memory Test
7: PS Interrupt Test
8: PS Watchdog Timer Test
9: PS LED Test
A: PS SWITCH Test
0: Exit
█
```