## Vitis HLS Optimization




## C Validation and RTL Verification

#### Pre-synthesis stage

- C simulation checks the functionality of the C algorithm
- C validation uses the C test bench

#### Post-synthesis stage


- Verification is automated through the C/RTL co-simulation feature
- Reuses the C test bench to perform verification on the output RTL



## **Basics of High-Level Synthesis**


#### Vitis HLS tool


- Allows C, C++, and OpenCL™ functions to become hard wired onto the device logic fabric and RAM/DSP blocks
- Implements hardware kernels in the Vitis application acceleration development flow and develops RTL IP for FPGA designs in Vivado Design Suite




## **Scheduling**

Scheduling determines which operations occur during each clock cycle based on:







## **Scheduling**

Determines which operations occur during each clock cycle based on:

If the clock period is longer or a faster FPGA is targeted:

More, if not all, operations might complete in one clock cycle

If the clock period is shorter or a slower FPGA is targeted:

HLS automatically schedules the operations over more clock cycles

## **Scheduling and Binding Example**

#### **Initial binding phase:**

Implements the multiplier operation using a combinational multiplier (Mul)

Implements both add operations using a combinational adder/subtractor (AddSub)

#### **Target binding phase:**

Implements both the multiplier and one of the addition operations using a DSP module (computational block that provides the ideal balance of high performance and efficient implementation)

```
int foo(char x, char a, char b, char c) {
  char y;
  V = x^*a + b + c;
  return y
       Clock Cycle
         Scheduling
         Phase
                     С
        Initial Binding
                               Mul
                                              AddSub
                             AddSub
        Phase
         Target Binding
                             DSP
                                              AddSub
         Phase
```


## Control Logic Extraction & I/O Port Implementation Example

Example performs the same multiplication and addition operations, but inside a 'for' loop

Two of the function arguments are arrays

HLS automatically extracts the control logic from the C code and creates an FSM in the RTL design to sequence these operations


```
void foo (int in [3], char a, char b, char c, int out [3]) {
  int x,y;
  for (int i = 0; i < 3; i++) {
      x = in[i];
      y = a*x + b + c;
      out [i] = y;
  }
}</pre>
```




## Control Logic Extraction & I/O Port Implementation Example


FSM controls when the registers store data and the state of any I/O control signals

Starts in state C0—on the next clock, it enters state C1, then state C2, and then C3







Latency: Number of clock cycles required for the function to go from input to output generation When the output is an array, the latency is measured to the last array value output




Initiation interval (II): Number of clock cycles before the function can accept new input data




**Throughput:** Number of cycles between the new input samples




Loop iteration latency: Number of clock cycles it takes to complete one iteration of the loop



Loop initiation interval: Number of clock cycles before the next iteration of the loop starts to process data



Loop latency: Number of cycles to execute all iterations of the loop





**Trip count:** Number of iterations in the loop; three in this case

Data rate: Equal to the 1/throughput \* clock frequency



```
#include <ap_int.h>
                                                                                             (2)
                                                                                                                         Loop Trip Count = 3
                                                                           1 clock cycle
#define N 3
                                                                                                      c2
                                                               c0
                                                                                              c1
                                                                                                                                             c0
#define XW 8
#define BW 16
                                                                                             Addr
                                                                                                                    Addr
                                                                                                                             Rd
                                                                     Addr
                                                                                     Cacl
                                                                                                      Rd
                                                                                                            Cacl
                                                                                                                                    Cacl
                                                               Rd
                                                                              Rd
                                                                                                                                             Rd
typedef ap_int<XW> dx_t;
                                                               b.c
                                                                     xin[0]
                                                                             xin[0]
                                                                                     yo[0]
                                                                                            xin[1]
                                                                                                    xin[1]
                                                                                                            yo[1]
                                                                                                                   xin[2]
                                                                                                                           xin[2]
                                                                                                                                   yo[2]
                                                                                                                                            b,c
typedef ap_int<BW> db_t;
typedef ap int<BW+1> do t;
                                                                                           Loop Iteration Latency = 3
void foo (dx_t xin[N], dx_t a, db_t b, db_t c, do_t yo[N]);
                                                                                          Loop Iteration Interval (Loop II) = 3
#include "foo.h"
                                                                        Loop Latency = 9 (Trip Count x Loop Iteration Latency)
void foo (dx t xin[N], dx t a, db t b, db t c, do t yo[N])
                                                                                         Function Latency = 10
 int i = 0;
 loop:
 for (i = 0; i < N; i++)
                                                                                         Function Initial Interval (II) = 11
   yo[i] = a * xin[i] + b + c;
```





Some constructs are not synthesizable or can result in errors further down the design flow

System Calls

Dynamic Memory Usage

Data Types

**Pointer Limitations** 



#### **System Calls**

- System calls cannot be synthesized
  - Performing some tasks on the OS in which the C program is running
- HLS tool ignores these commonly used system calls
- Vitis™ HLS tool defines the macro \_\_SYNTHESIS\_\_, which allows excluding non-synthesizable code from the design

#### **Dynamic Memory Usage**

- All the constructs of C are supported in HLS, provided they are statically defined at compile time
- If a function is not fully realized, it cannot be synthesized
  - Example: malloc (), alloc (), free ()
- HLS tool does not support C++ objects that are dynamically created or destroyed
- Polymorphism and virtual function calls are not supported

#### **Data Types**

Forward declared types and recursive types are not supported for synthesis


#### **Pointer Limitations**

- No support for general pointer casting but supports pointer casting between native C/C++ types
- Supports pointer arrays for synthesis, provided that each pointer points to a scalar or an array of scalars—arrays of pointers cannot point to additional pointers
- Function pointers are not supported


# Design Exploration with Directives



## **Design Exploration with Pragmas**



## **HLS Directives**




## **Loops: Unrolling**

These independent operations can then be performed in one clock cycle

Instead of four cycles, in case of default execution

Fully unrolled loop requires more resources, more area but gives better throughput



### **PIPELINING**

#### PIPELINE directive allows parallel execution of the operations

**Loop Pipelining** 

**Function Pipelining** 



## **Loop Pipelining**


During pipelining, the initiation interval defaults to 1 if not specified but can be explicitly specified as well


Function reads an input and outputs a value every three clock cycles

```
void foo(...) {
...
add: for (i=1; i=<2; i++)
{
  op_READ;
  op_COMPUTE;
  op_WRITE;
}
...</pre>
Without pipeline

With pipeline
```


Compute operation from first iteration and the reading operation from the second iteration happens parallelly






## **Function Pipelining**

All the operations happen in a default sequential manner void foo(...) { Without pipeline op\_READ; op\_COMPUTE; op\_WRITE; With pipeline Operations happen in parallel





## Pipelining: Be Careful Where You Put It!


# In general, pipelining the inner-most loop will result in best performance for area

- If the inner most loop is modest and fixed, try the next one (or two) out
  - Outer loops will keep the inner pipeline fed


```
void foo(in1[][], in2[][], ...) {
...
  L1:for(i=1;i<N;i++) {
    L2:for(j=0;j<M;j++) {
    #pragma AP PIPELINE
      out[i][j] = in1[i][j] + in2[i][j];
    }
  }
}</pre>
```


1 adders, 3 accesses

## Pipelining: Be Careful Where You Put It!



## **Continuous Pipelining of the Top-Level Loop**








#### Resource Contention: Unfeasible Initiation Intervals

Vitis™ HLS tool always tries to improve the initiation interval (II), but sometimes this specification cannot be met




Two read operations happening on the same port

HLS tool cannot make II = 1 as

- Same port cannot be read at the same time
- Similar effect with other resource limitations

HLS tool will automatically increase the II to 2 to create a design even if constraints are violated

Continuous Pipelining of the Top-Level Loop




## **Reduce Latency**

Directives and Configurations	Description
LATENCY	Allows a minimum and maximum latency constraint to be specified
LOOP_FLATTEN	Allows nested loops to be collapsed into a single loop with improved latency
LOOP_MERGE	Merge consecutive loops to reduce overall latency, increase sharing, and improve logic optimization

Benefit to the latency because it typically costs a clock cycle to enter and leave a loop The fewer the transitions between loops, the smaller the number of clock cycles

#### **Loop Flattening**



## Perfect, Semi-Perfect, and Imperfect Loops

#### Perfect Loops

#### **Semi-Perfect Loops**

#### **Imperfect Loops**

Only the innermost loop has the loop body content

No logic specified between the loop statements

All the loop bounds are constant

```
s loop_perfect.c 33
                                                                   Outline CLE Directive Cl
Synthesis(solution1)
   2# Vendor: Xilinx □
                                                                          loop_perfect
  92 #include "loop perfect.h"
     void loop_perfect(din_t A[N], dout_t B[N]) {
  96
        int i, j;
          dint t acc;
  98
          LOOP I: for (1=0; i < 20; i++){
 281
                   if(j==19) B[i] = acc / 20;
 183
 384
 185
 187
```

#### Perfect, Semi-Perfect, and Imperfect Loops

#### **Perfect Loops**

#### **Semi-Perfect Loops**

#### **Imperfect Loops**

Only the innermost loop has the loop body content

No logic specified between the loop statements

Outermost loop bound can be a variable

```
Loop_outer: for (i=3;i>N;i--) {
    Loop_inner: for (j=3;j>=0;j--) {
        [Loop body]
    }
}
```

#### Perfect, Semi-Perfect, and Imperfect Loops

**Perfect Loops** 

**Semi-Perfect Loops** 

**Imperfect Loops** 


Inner loop has variables bounds or the loop body is not exclusively inside the inner loop

 Designers should try to restructure the code or unroll the loops to create a perfect loop nest

Trivial transformation from imperfect to perfect loop is made automatically

#### **Loop Merging**

- Merging the loops allow the logic within the loops to be optimized together
- Allows for more efficient architecture explorations




```
void foo_top (...) {
...
L1: for (i=3;i>=0;i--) {
        [loop body l1 ]
}

L2: for (i=3;i>=0;i--) {
        [loop body l3 ]
}

Already flattened
}


L4: for (i=3;i>=0;i--) {
        [loop body l4 ]
}
```





18 transitions

# **Loop Merging**



#### **Dataflow**

Implementation requires eight cycles before a new input can be processed by func\_A and eight cycles before an output is written by func\_C


```
void top (a, b, c, d) {
...
  func_A(a, b, i1);  func_A
  func_B(c, i1, i2);  func_C


return d;
}
Without Dataflow Pipelining

With Dataflow Pipelining

With Dataflow Pipelining
```

func\_A can begin processing a new input every three clock cycles (giving lower initiation interval); requires five clocks to output a final value





## **Configuring the Dataflow Channel**

Vitis™ HLS tool analyzes the function or a loop body


Creates individual channels that model the dataflow to store the results of each task in the dataflow region

```
void top (a, b, c, d) {
                          func_A(a, b, i1);
                                                    func A
                           func_B(c, i1, i2);
                                                    func B
                          func_C(i2, d);
                                                    func C
                          return d;
foo_top
         Func or Loop
                                      Func or Loop
                                                                   Func or Loop
                         Channel
                                                       Channel
```


Places these channels between the blocks to maintain the data rate




## **Configuring the Dataflow Channel**



# Dataflow: Ideal for Streaming Arrays and Multi-Rate Functions




# Dataflow: Ideal for Streaming Arrays and Multi-Rate Functions



## **Interface Types**

Default interface type for the sum port will be type ap\_ovld



#### **Default I/O Protocols**


For every type of C argument in the function code, there is a default I/O protocol associated with it

C Argument Type	Default I/O Protocol
Input	ap_none
Output	ap_vld
Inout	ap_ovld
In port of inout Out port of inout	ap_none ap_vld
Arrays	ap_memory



#### **Function Inlining**

Each function in the design gets synthesized into an RTL block, maintaining the design hierarchy




## **Function Inlining**


INLINE directive → Removes function hierarchy

Improves the area by allowing the components within the function to be better shared or optimized with the logic in the calling function


Vitis™ HLS tool performs some inlining automatically on small logic functions



#### **Function Inlining**








INFO: [XFORM 203-602] Inlining function 'read\_data' into 'dct' (dct.cpp:128) automatically.
INFO: [XFORM 203-602] Inlining function 'write\_data' into 'dct' (dct.cpp:133) automatically.

#### By default



#### Inline off

		Latency		Interval		
Instance	Module	min	max	min	max	Type
grp_dct_2d_fu_28	dct_2d	3668	3668	3668	3668	none
grp_read_data_fu_36	read_data	145	145	145	145	none
grp_write_data_fu_44	write_data	145	145	145	145	none

- The limitations of C-based native data types
  - They are all on 8-bit boundaries (8, 16, 32, 64 bits)
- RTL buses corresponding to hardware
  - Require arbitrary data lengths
- Using the standard C data types can result in inefficient hardware
  - For example: for a 18\*18 multiplier
    - Both input data should be declared as int (32)
    - The product should be declared as long long (64)
    - It costs 4 DSP48E1 in 7-Series FPGA

C and C++ languages have standard types created on the 8-bit boundary

- Usually have fixed size (character = 8 bits, integer = 32 bits, and long = 64 bits)
- Implemented hardware sometimes need different sizes of data types
- Results may not be bit accurate and can give sub-standard QoR



Language	integer Data Type	Required Header
с	[u]int <w> (1024 bits)</w>	#include <ap_cint.h></ap_cint.h>
C++	ap_[u]int <w> (1024 bits) can be extended to 32K bits wide</w>	#include <ap_int.h></ap_int.h>
C++	ap_[u]fixed <w,i,q,o,n></w,i,q,o,n>	#include <ap_fixed.h></ap_fixed.h>

C and C++ languages have standard types created on the 8-bit boundary


- Usually have fixed size (character = 8 bits, integer = 32 bits, and long = 64 bits)
- Implemented hardware sometimes need different sizes of data types
- Results may not be bit accurate and can give sub-standard QoR

```
my code.c
#include ap cint.h
void foo top (...) {
                                                     // 1-bit
  int1
                                var1:
  uint1
                                                     // 1-bit
                                var1u:
unsigned
  int2
                                                     // 2-bit
                                var2:
                var1024;
                            // 1024-bit
  int1024
  uint1024
               var1024:
                            // 1024-bit unsigned
```

```
my_code.cpp
#include ap int.h
void foo top (...) {
                                                             // 1-
  ap int<1>
                               var1;
bit
                                                             // 1-
  ap uint<1>
                               var1u;
bit unsigned
                                                             1/2-
  ap_int<2>
                               var2:
bit
  ap int<1024>
                                              var1024:
                                                             II
1024-bit
  ap int<1024>
                                                             II
                                              var1024u:
1024-bit unsigned
```

C and C++ languages have standard types created on the 8-bit boundary

- Usually have fixed size (character = 8 bits, integer = 32 bits, and long = 64 bits)
- Implemented hardware sometimes need different sizes of data types
- Results may not be bit accurate and can give sub-standard QoR



Signals with arbitrary widths are also converted into fixed sized widths when native C data types are used



```
int17 foo_tor(int8 a, int8 b, int8 c)

{
  int9 sum;
  int17 mult;
  sum=a+b;
  mult=sum*c;
  return mult;
}

Synthesis

Control
Logic
```

Usage of bit-accurate widths results in smaller and faster hardware with full precision Full precision can be simulated/validated with C simulation and hardware will behave the same



```
What is the output?

cout << "ap_int<1>:\t" << sizeof(ap_int<1>) << " bytes" << endl;
cout << "ap_int<16>:\t" << sizeof(ap_int<16>) << " bytes" << endl;
cout << "ap_int<20>:\t" << sizeof(ap_int<20) << " bytes" << endl;
cout << "ap_int<20>:\t" << sizeof(ap_int<20>) << " bytes" << endl;
ap_fixed<4,1> a = 0.125;
cout << "ap_fixed<4>:\t" << sizeof(a) << " bytes" << endl;

12 ap_int<1>:\t1 bytes
13 ap_int<16>: 2 bytes
14 ap_int<20>: 4 bytes
15 ap_fixed<4>:\t1 bytes
16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 -> 16 ->
```

Usage of bit-accurate widths results in smaller and faster hardware with full precision Full precision can be simulated/validated with C simulation and hardware will behave the same



#### **Arrays: Performance Bottlenecks**

Arrays are intuitive and useful software constructs

Allow the C algorithm to be easily captured and understood

```
void foo_top (...) {

for (i = 2; i < N; i++)
    mem[i] = mem[i-1] +mem[i-2];


}

Even with a dual-port RAM, all reads and writes cannot be performed in one cycle
```

#### Solution:

- Array can be partitioned and reshaped to produce higher data bandwidth
- Allows more optimal configuration of the array
- Provides a better implementation of the memory resource

## **Arrays in HLS**



Arrays in the C code → Block RAM elements in RTL

To use a FIFO instead of a block RAM → STREAM directive


Arrays are automatically specified as streaming:

- If an array is set as interface type ap\_fifo, axis, or ap\_hs, etc
- If the arrays are used in a region where the DATAFLOW optimization is applied

All other arrays must be specified as streaming using the STREAM directive if a FIFO is required for the implementation

## **Arrays in HLS**

Any memory resource in the library can be targeted while using the arrays



# **Array and RAM Selection**

**BIND\_STORAGE** directive

**Type of RAM** 

**RAM** port: Single port or dual port

If no directive is specified	If no RAM target is specified	If RAM target is specified			
<ul> <li>Single-port RAM by default</li> <li>Dual-port RAM if it reduces the II or latency</li> </ul>	RTL synthesis will determine if RAM is implemented as block RAM or LUTRAM	Vitis™ HLS tool will obey the target selected			




## **Array Partitioning**

Partitions the large arrays into multiple smaller arrays or individual registers to improve parallel access to data and remove block RAM bottlenecks


#### Types of array partitioning:

- Block: Original array is split into equally sized blocks of consecutive elements of the original array
- Complete: Default operation is to split the array into its elements. This corresponds to resolving a memory into registers
- Cyclic: Original array is split into equally sized blocks, interleaving the elements of the original array





# **Array Partitioning**



# **Array Partitioning**


```
#include "MatAdd.h"
void MatAdd (data_t mat_a[M][N], data_t
mat_b[M][N], data_t sum[M][N])
 int i = 0;
 int j = 0;
loop_i:
 for (i = 0; i < M; i++)
loop_j:
   for (j = 0; j < N; j++)
      sum[i][j] = mat_a[i][j] + mat_b[i][j];
```

#### mat\_a: 4x5

	0	1	2	3	4
0	-4	-3	-2	-1	0
1	-2	-1	0	1	2
2	0	1	2	3	4
3	2	3	4	5	6

#### Block factor = 4, dim = 1

Block 0	-4	-3	-2	-1	0
Block 1	-2	-1	0	1	2
Block 2	0	1	2	3	4
Block 3	2	3	4	5	6



% HLS RESOURCE variable=mat\_a core=RAM\_1P\_BRAM

% HLS ARRAY\_PARTITION variable=mat\_a block factor=4 dim=1

₽ Outline ☑ Directive 🖾

■ MatAdd mat\_a

sum

#### Block factor = 2, dim = 1

Block 0	-4	-3	-2	-1	0	-2	-1	0	1	2
Block 1	0	1	2	3	4	2	3	4	5	6

# AMDI