

# Synthesis Detailed Step

1. **elaborate** the design 将 RTL convert to Verilog 的过程
2. **apply constraints** to the design
3. do high level optimizations of the design
4. technology map the design
5. do low level optimizations of the design

