Field Application Engineer

Adaptive and Embedded Computing Group (AECG)



## **Revision History**

Date	Version	Description
11/08/23	1.0	Initial version for flow introduction.

© Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the "Information") is provided "AS-IS" with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.




## Vitis HLS 2021.1 Part

Open Vitis HLS 2021.1




The GUI will be like the right image






We can create a custom project or download example code from Xilinx Vitis HLS github

#### 1. Create a custom project




We can create a custom project or download example code from Xilinx Vitis HLS github


#### 2. Download from Xilinx Vitis HLS github




We will start from example code from Xilinx Vitis HLS github first, keep option default.




Click OK will download the whole example code directory automatically.











#### First we can check example.cpp

```
Explorer 🗶 🎏 Module Hierarchy
                                               c example.cpp X
  🥰 proj_axi_lite
                                                      Copyright 2020 Xilinx, Inc.
  ▶ ⋒ Includes

■ Source

                                                     * Licensed under the Apache License, Version 2.0 (the "License");
       ᇠ example.cpp 7c2535c removed register optior
                                                     * you may not use this file except in compliance with the License.
  * You may obtain a copy of the License at
       example_test.cpp 697ea1f Changed year
                                                        http://www.apache.org/licenses/LICENSE-2.0
    and solution 1
     * Unless required by applicable law or agreed to in writing, software
         directives.tcl
                                                     * distributed under the License is distributed on an "AS IS" BASIS,
         oript.tcl 🎇
                                                    * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
                                                12
                                                     * See the License for the specific language governing permissions and
                                                     * limitations under the License.
                                                    #include <stdio.h>
                                                     nt example(int *a, int *b, int *c)
                                                        gma HLS INTERFACE s axilite port=a bundle=BUS A
                                                        gma HLS INTERFACE s axilite port=b bundle=BUS A
                                                           HLS INTERFACE s axilite port=c bundle=BUS A
                                                           HLS INTERFACE s axilite port=return bundle=BUS A
                                                        *c += *a + *b;
                                                       return *c;
```

```
#include <stdio.h>
int example(int *a, int *b, int *c)
 pragma HLS INTERFACE s_axilite port=a bundle=BUS_A
 pragma HLS INTERFACE s axilite port=b bundle=BUS A
 pragma HLS INTERFACE s axilite port=c bundle=BUS A
 ragma HLS INTERFACE s axilite port=return bundle=BUS A
   *c += *a + *b:
   return *c;
```

**Define AXI-Lite Port** 

#pragma HLS interface <mode> port=<name> (register) bundle=<string>

#pragma HLS interface <mode> port=<name> (register) bundle=<string>

• <mode>:

Specifies the interface protocol mode for the function arguments. In this case we chose s\_axilite.

port=<name>:

Specifies the name of the function argument which the INTERFACE pragma applies to.

• (register):

Is an optional keyword to register (i.e. store) the signal and any associated protocol signals. It causes the signals to persist until at least the last cycle of the function execution. This option is not applicable to axilite.

#pragma HLS interface <mode> port=<name> (register) bundle=<string>

• bundle=<string>:

This keyword allows you to manually group the port signals into one data bus. If the function return is specified as an AXI4-Lite interface (i.e. line 25 in the example code), all of the data ports are automatically bundled into a single bus. Vitis HLS would use the default bundle name *control*, if we did not explicitly provide a bundle name here. This is a common practice when another device, such as a CPU, is used to configure and control when the block starts and stops operation.

s\_axilite port=return:


Setting a function argument of type s\_axilite and port name 'return' will create an interrupt signal in the IP block. You can program the interrupt through the AXI4-Lite interface, and the C driver files.

```
#include <stdio.h>
int example(int *a, int *b, int *c)
pragma HLS INTERFACE s_axilite port=a bundle=BUS A
 pragma HLS INTERFACE s axilite port=b bundle=BUS A
 pragma HLS INTERFACE s axilite port=c bundle=BUS A
#pragma HLS INTERFACE s_axilite port=return bundle=BUS_A
   *c += *a + *b;
   return *c;
```

Simple Function or Algorithm



Second we can check example\_test.cpp, is like RTL testbench




call function which will be tested

check function behavior




C simulation ---> run example.cpp and example\_test.cpp




#### C synthesis ---> Convert C code to RTL code

```
📄 📋 example_csim.log 🗶
c example.cpp
             c example test.cpp
 2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
    Compiling ../../../example test.cpp in debug mode
    Compiling ../../../example.cpp in debug mode
 5 Generating csim.exe
 6 HLS AXI-Lite Example
 7 Function c += a + b
 8 Initial values a = 5, b = 10, c = 0
 9 HW result = 15
10 SW result = 15
11 Success SW and HW results match
12 INFO: [SIM 1] CSim done with 0 errors.
14
```


C synthesis ---> Convert C code to RTL code




C synthesis ---> the result



C synthesis ---> the result




C Co-Simulation ---> Co-simulation C with RTL code to verify the same behavior they have




C Co-Simulation ---> Co-simulation C with RTL code to verify the same behavior they have


测试激励文件会为综合验证项层函数输出,如果输出正确,则会向测试激励文件的main()函数返回 0 值。 Vitis HLS 针对 C 语言仿真和 C/RTL 协同仿真使用相同的返回值,以判定结果是否正确。如果C 语言测试激励文件返回非 0 值, Vitis HLS 就会报告仿真失败

#### C Co-Simulation ---> the result




#### **Export HLS IP**






#### **Export HLS IP**




## Vivado 2021.1 Part

#### Create project with ZC702 and add IP from Vitis HLS directory




#### **Create Block Design and put two IP including HLS on it**





#### **Run Connection Automation**



**Generate HDL wrapper and bitstream Generate .xsa finally** 



## **Vitis 2021.1 Part**

Create Platform from .xsa
Create HelloWord.c application and modify code to the following

```
#include "platform.h"
#include "xbasic_types.h"
#include "xparameters.h" // Contains definitions for all peripherals
#include "xexample.h" // Contains hls example (axilite) IP macros and functions

// Define global values for HLS example IP
XExample do_hls_example;
XExample_Config *do_hls_example_cfg;
```

Create Platform from .xsa
Create HelloWord.c application and modify code to the following

```
// Initialize the HLS example IP
void init_HLS_example(){
        int status;
        // Create HLS example IP pointer
        do_hls_example_cfg = XExample_LookupConfig(
        XPAR_XEXAMPLE_0_DEVICE_ID);
        if (!do_hls_example_cfg) {
            xil_printf(
                    "Error loading configuration for do_hls_example_cfg \n\r");
        status = XExample_CfgInitialize(&do_hls_example,
                do_hls_example_cfg);
        if (status != XST_SUCCESS) {
            xil_printf("Error initializing for do_hls_example \n\r");
        XExample_Initialize(&do_hls_example,
        XPAR XEXAMPLE 0 DEVICE ID);
```

Create Platform from .xsa
Create HelloWord.c application and modify code to the following

```
// Function that adds using HLS example IP
// The functions used here are defined in xexample.h
void example_hls(int a, int b) {
    unsigned int c;
    c = 0; // result output from HLS IP
    // Write inputs
    XExample_Set_a(&do_hls_example, a);
    XExample_Set_b(&do_hls_example, b);
    xil printf("Write a: %d \n\r", a);
    xil printf("Write b: %d \n\r", b);
    // Start HLS IP
    XExample Start(&do hls example);
    xil printf("Started HLS Example IP \n\r");
    // Wait until it is finished
    while (!XExample_IsDone(&do_hls_example))
    // Get hls multiplier returned value
    c = XExample_Get_return(&do_hls_example);
    xil printf("HLS IP Return Value: %d\n\r", c);
    xil_printf("End of test\n\n\r");
```

**Create Platform from .xsa Create HelloWord.c application and modify code to the following** 

```
int main() {
   // setup
   init platform();
    init_HLS_example();
    int a = 0;
    int b = 0;
   while (1) {
       // Enter the HLS IP inputs - a and b (Defined in Vitis HLS)
       xil_printf("Enter value for A: ");
        scanf("%d", &a);
       xil_printf("%d\n\r", a);
       xil_printf("Enter value for B: ");
        scanf("%d", &b);
       xil_printf("%d\n\r", b);
       xil_printf("Performing HLS Addition... \n\r");
       // perform addition in HLS IP
        example hls(a, b);
    cleanup platform();
    return 0;
```

**Build and Run --- Result** 

```
Enter value for A: 80
Enter value for B: 90
Performing HLS Addition...
Write a: 80
Write b: 90
Started HLS Example IP
HLS IP Return Value: 170
End of test
```

### Reference

#### **English:**

- 1. AXI Basics 6 Introduction to AXI4-Lite in Vitis HLS (xilinx.com)
- 2. AXI Basics 7 Connecting to the PS using AXI4-Lite and Vitis HLS (xilinx.com)

#### Chinese:

- 1. AXI 基础第 6 讲 Vitis HLS 中的 AXI4-Lite 简介(第 1 部分) (xilinx.com)
- 2. AXI 基础第 7 讲 使用 AXI4-Lite 将 Vitis HLS 创建的 IP 连接到 PS (xilinx.com)
- 3. Vitis HLS 加法器(整数)设计\_hls print-CSDN博客

# AMDI