Field Application Engineer

Adaptive and Embedded Computing Group (AECG)



Revision History

Date	Version	Description
10/25/23	1.1	Fix block design bug on page 4, .24, 25 and add new problem on page 40.
10/24/23	1.0	Initial version for flow introduction.

© Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.


NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the "Information") is provided "AS-IS" with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.




Vivado 2021.1 Part


Block Design Steps


先召喚出這幾個 IP




















VC707 Test Pattern Generator Flow – MIG 7 Series




VC707 Test Pattern Generator Flow – clocking wizard




會分出兩個 clock 分別是 100MHz 和 148.5MHz 100MHz 給 Microblaze 吃,148.5MHz 給解析度 1080P 吃







VC707 Test Pattern Generator Flow – Microblaze




點選 Block Automation










VC707 Test Pattern Generator Flow – UART & IIC










VC707 Test Pattern Generator Flow – UART & IIC







VC707 Test Pattern Generator Flow – Test Pattern Generator







VC707 Test Pattern Generator Flow – Video Processing Subsystem






VC707 Test Pattern Generator Flow – Video Timing Controller








VC707 Test Pattern Generator Flow – Video Timing Controller





雙擊 IP 進行設定


A Re-customize IP




VC707 Test Pattern Generator Flow – AXI4-Stream to Video Out































在 AXI4-Stream to Video Out 右鍵點選 Create Port 並輸入下圖資訊:




連接 HDMI CIk 到 VTC cIk



撰寫 HDMI XDC,可以在以下網址找到寫好的作參考

VC707 XDC Constraints File: Sorted · GitHub

記得改成相對應的名字



撰寫 HDMI XDC,可以在以下網址找到寫好的作參考

VC707 XDC Constraints File: Sorted · GitHub


記得改成相對應的名字,自己複製對照


set property PACKAGE PIN AM22 [get ports HDMI R D[0]] set property IOSTANDARD LVCMOS18 [get_ports HDMI_R_D[0]] set property PACKAGE PIN AL22 [get ports HDMI R D[1]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[1]] set property PACKAGE PIN AJ20 [get ports HDMI R D[2]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[2]] set property PACKAGE PIN AJ21 [get ports HDMI R D[3]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[3]] set property PACKAGE PIN AM21 [get ports HDMI R D[4]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[4]] set property PACKAGE PIN AL21 [get ports HDMI R D[5]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[5]] set property PACKAGE PIN AK22 [get ports HDMI R D[6]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[6]] set property PACKAGE PIN AJ22 [get ports HDMI R D[7]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[7]] set property PACKAGE PIN AL20 [get ports HDMI R D[8]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[8]] set property PACKAGE PIN AK20 [get ports HDMI R D[9]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[9]] set property PACKAGE PIN AK23 [get ports HDMI R D[10]] set property IOSTANDARD LVCMOS18 [get_ports HDMI_R_D[10]] set property PACKAGE PIN AJ23 [get ports HDMI R D[11]] set property IOSTANDARD LVCMOS18 [get_ports HDMI_R_D[11]] set property PACKAGE PIN AN21 [get ports HDMI R D[12]] set property IOSTANDARD LVCMOS18 [get_ports HDMI_R_D[12]] set property PACKAGE PIN AP22 [get ports HDMI R D[13]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[13]] set_property PACKAGE_PIN AP23 [get_ports HDMI R D[14]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[14]] set property PACKAGE PIN AN23 [get ports HDMI R D[15]] set property IOSTANDARD LVCMOS18 [get_ports HDMI_R_D[15]] set property PACKAGE PIN AM23 [get ports HDMI R D[16]] set property IOSTANDARD LVCMOS18 [get_ports HDMI_R_D[16]] set property PACKAGE PIN AN24 [get ports HDMI R D[17]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[17]] set property PACKAGE PIN AY24 [get ports HDMI R D[18]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[18]] set property PACKAGE PIN BB22 [get ports HDMI R D[19]] set_property IOSTANDARD LVCMOS18 [get_ports HDMI_R_D[19]] set property PACKAGE PIN BA22 [get ports HDMI R D[20]] set_property IOSTANDARD LVCMOS18 [get_ports HDMI_R_D[20]] set property PACKAGE PIN BA25 [get ports HDMI R D[21]] set property IOSTANDARD LVCMOS18 [get_ports HDMI_R_D[21]] set_property PACKAGE_PIN AY25 [get_ports HDMI_R_D[22]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[22]] set property PACKAGE PIN AY22 [get ports HDMI R D[23]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[23]] set property PACKAGE PIN AY23 [get ports HDMI R D[24]] set property IOSTANDARD LVCMOS18 [get ports HDMI_R_D[24]] set property PACKAGE PIN AV24 [get ports HDMI R D[25]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[25]] set_property PACKAGE_PIN AU24 [get_ports HDMI_R_D[26]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[26]] set_property PACKAGE_PIN AW21 [get_ports HDMI_R_D[27]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[27]] set property PACKAGE PIN AV21 [get ports HDMI R D[28]] set_property IOSTANDARD LVCMOS18 [get_ports HDMI_R_D[28]] set property PACKAGE PIN AT24 [get ports HDMI R D[29]] set property IOSTANDARD LVCMOS18 [get_ports HDMI_R_D[29]] set property PACKAGE PIN AR24 [get ports HDMI R D[30]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[30]] set_property PACKAGE_PIN AU21 [get_ports HDMI_R_D[31]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[31]] set_property PACKAGE_PIN AT21 [get_ports HDMI_R_D[32]] set property IOSTANDARD LVCMOS18 [get ports HDMI_R_D[32]] set property PACKAGE PIN AW22 [get ports HDMI R D[33]] set_property IOSTANDARD LVCMOS18 [get_ports HDMI_R_D[33]] set property PACKAGE PIN AW23 [get ports HDMI R D[34]] set property IOSTANDARD LVCMOS18 [get_ports HDMI_R_D[34]] set property PACKAGE PIN AV23 [get ports HDMI R D[35]] set property IOSTANDARD LVCMOS18 [get ports HDMI R D[35]]

set_property PACKAGE_PIN AU23 [get_ports HDMI_R_CLK] set_property IOSTANDARD LVCMOS18 [get_ports HDMI_R_CLK] set_property PACKAGE_PIN AP21 [get_ports HDMI_R_DE] set_property IOSTANDARD LVCMOS18 [get_ports HDMI_R_DE] set_property PACKAGE_PIN AT22 [get_ports HDMI_R_VSYNC] set_property IOSTANDARD LVCMOS18 [get_ports HDMI_R_VSYNC] set_property PACKAGE_PIN AU22 [get_ports HDMI_R_HSYNC] set_property IOSTANDARD LVCMOS18 [get_ports HDMI_R_HSYNC]




Block Design Steps















Vitis 2021.1 Part



*** 實際檔案請按照自己設定的位置與名稱去開啟



Cancel

Date modified

10/2/2023 3:16 PM

10/2/2023 1:49 PM

10/2/2023 1:49 PM

10/2/2023 3:17 PM


10/2/2023 1:49 PM


10/2/2023 1:50 PM


10/2/2023 3:28 PM

.xsa;.dsa;

Open










helloworld.c 刪掉,然後新增一個文件 .c 檔,把以下 tpg_hdmi_vc707.c import 進去,日後再更新 code 內每個 function 功能





helloworld.c 刪掉,然後新增一個文件 .c 檔,把以下 tpg_hdmi_vc707.c import 進去,日後再更新 code 內每個 function 功能

```
Explorer 🛭 📦 Assistant
                                            c tpg_hdmi_vc707.c ⊠
                                             224
                            日李色
                                             225 XV_tpg tpg;
▼ TTT7_system [ VC707_HDMI ]
                                             226

▼ [ standalone on microblaze_0 ]

                                             227@ void ConfigTpg() {
     > Binaries
                                                      XV tpg Initialize(&tpg, 0);
                                             228
                                             229
                                                      XV tpg DisableAutoRestart(&tpg);
    > | Includes
                                             230
                                                      XV tpg Set height(&tpg, 1080);
    > 🗁 Debug
                                             231
                                                      XV tpg Set width(&tpg, 1920);
     V > src
                                                      XV tpg Set colorFormat(&tpg, XVIDC CSF RGB);
                                             232
       > h platform_config.h
                                                      XV tpg Set bckgndId(&tpg, XTPG BKGND COLOR BARS);
                                             233
       > c platform.c
                                                      XV tpg Set ovrlayId(&tpg, 1);
                                             234
                                                      XV tpg Set boxSize(&tpg, 100);
                                             235
       > h platform.h
                                                      XV tpg Set motionSpeed(&tpg, 10);
                                             236
       > .c tpg_hdmi_vc707.c
                                             237
                                                      XV tpg EnableAutoRestart(&tpg);
         Iscript.ld
                                             238
                                                      XV tpg Start(&tpg);
    > 6 _ide
                                             239
      ₩ TTT7.prj
                                             240
                                             241
  > 🗁 _ide
                                             242@ //void InitVprocSs CSC() {
  > 🗁 Debug
                                             243 // XVprocSs Config* p vpss cfg1;
     TTT7_system.sprj
                                                     int status;
 TxOnly_A53_1_system [ ZCU104_HDMI ]
                                             245 // int widthIn, heightIn, widthOut, heightOut;
  TxOnly_A53_2_system [ ZCU104_TX_HDMI ]
                                             246 //
                                             247 // widthOut = 1920;
  VC707 BIST
                                             248 // heightOut = 1080;
                                             249 //
                                             250 // // Local variables
                           i⇒
                                   $ Debug ₩
```


VC707 Hardware Setting




VC707 Test Pattern Generator Output Demo

```
Hello World
Successfully ran Hello World application
After XIic_DynInit
ADV7511 IIC programming PASSED
ADV7511 HDMI Output Demo
TPG Configuration
```

VC707 Test Pattern Generator Output Demo



VC707 Test Pattern Generator Output Demo



VC707 Test Pattern Generator Output Demo Problem

- 1. Color Space 是錯誤的,顯示不出正確的彩條
- 2. 燒錄 VC707 有時候會出現 Microblaze instruction insert overrun,我也不知道為何
- 3. AXI4-Steam to Video Out 的 aresetn 不能接,感覺跟 Vitis C Code 設定有關係
- 4. 一定先讓 MIG 做 Block Automation 後產出 sys_diff_clock,再讓 MicroBlaze 做 Block Automation

Reference

- 1. Xilinx FPGA-HDMI1.4: You Must Know First! Hackster.io
- 2. https://www.hackster.io/adam-taylor/ac701-hdmi-test-pattern-generation-9aa148

AMDI