



ZC702 Test Pattern Generator Flow

Field Application Engineer
Adaptive and Embedded Computing Group (AECG)

Revision History

Date	Version	Description
10/22/23	1.1	Add New Chapter: Output Multiple Resolution
10/02/23	1.0	Initial version for flow introduction.

© Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.


NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the "Information") is provided "AS-IS" with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.

Vivado 2021.1 Part

ZC702 Test Pattern Generator Flow

Block Design Steps


先召喚出六個 IP



ZC702 Test Pattern Generator Flow

Block Design Steps


Zynq7 PS



ZC702 Test Pattern Generator Flow

Block Design Steps





Video Test Pattern Generator (VTPG)



ZC702 Test Pattern Generator Flow

Block Design Steps


AXI4-Stream to Video Out



ZC702 Test Pattern Generator Flow

Block Design Steps


Video Timing Controller (VTC) -1



ZC702 Test Pattern Generator Flow

Block Design Steps


Video Timing Controller (VTC) -2



ZC702 Test Pattern Generator Flow

Block Design Steps


Clocking Wizard - 1



ZC702 Test Pattern Generator Flow

Block Design Steps

Clocking Wizard - 2




$$148.5 \text{ Mhz} = \frac{2200 \times 1125 \times 60}{10^6}$$

ZC702 Test Pattern Generator Flow

Block Design Steps


AXI IIC



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps



Start Connection – Data Width is not the same



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection - Solution



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps


Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps

Start Connection



ZC702 Test Pattern Generator Flow

Block Design Steps


Add Constraint

Download the zip file from the following link:

https://support.xilinx.com/s/feed/0D52E00007IPcl2SAL?language=en_US

and you can find .xdc in the following directory path:

XVES_0019\src\constr\ZC702.xdc



The screenshot shows the Xilinx Vivado IDE interface. On the left, the 'Sources' browser displays a tree structure with 'Design Sources (1)', 'Constraints (1)' containing 'ZC702.xdc', 'Simulation Sources (1)' containing 'sim_1 (1)', and 'Utility Sources'. On the right, the 'Diagram' window shows the content of the ZC702.xdc file:

```
#HDMI
#Clock
set_property PACKAGE_PIN L16 [get_ports hdmi_clk]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_clk]
#Data
set_property PACKAGE_PIN AB21 [get_ports hdmi_data[0]]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[0]]
set_property PACKAGE_PIN AA21 [get_ports hdmi_data[1]]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[1]]
set_property PACKAGE_PIN AB22 [get_ports hdmi_data[2]]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[2]]
set_property PACKAGE_PIN AA22 [get_ports hdmi_data[3]]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[3]]
set_property PACKAGE_PIN V19 [get_ports hdmi_data[4]]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[4]]
set_property PACKAGE_PIN V18 [get_ports hdmi_data[5]]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[5]]
set_property PACKAGE_PIN V20 [get_ports hdmi_data[6]]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[6]]
set_property PACKAGE_PIN U20 [get_ports hdmi_data[7]]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[7]]
set_property PACKAGE_PIN W21 [get_ports hdmi_data[8]]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[8]]
set_property PACKAGE_PIN W20 [get_ports hdmi_data[9]]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[9]]
set_property PACKAGE_PIN W18 [get_ports hdmi_data[10]]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[10]]
set_property PACKAGE_PIN T19 [get_ports hdmi_data[11]]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[11]]
set_property PACKAGE_PIN U19 [get_ports hdmi_data[12]]
```

ZC702 Test Pattern Generator Flow

Block Design Steps

Modify the Constraint File


```
1 : #HDMI
2 : #Clock
3 : set_property PACKAGE_PIN L16 [get_ports hdmi_clk]
4 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_clk]
5 : #Data
6 : set_property PACKAGE_PIN AB21 [get_ports hdmi_data[0]]
7 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[0]]
8 : set_property PACKAGE_PIN AA21 [get_ports hdmi_data[1]]
9 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[1]]
10 : set_property PACKAGE_PIN AB22 [get_ports hdmi_data[2]]
11 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[2]]
12 : set_property PACKAGE_PIN AA22 [get_ports hdmi_data[3]]
13 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[3]]
14 : set_property PACKAGE_PIN V19 [get_ports hdmi_data[4]]
15 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[4]]
16 : set_property PACKAGE_PIN V18 [get_ports hdmi_data[5]]
17 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[5]]
18 : set_property PACKAGE_PIN V20 [get_ports hdmi_data[6]]
19 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[6]]
20 : set_property PACKAGE_PIN U20 [get_ports hdmi_data[7]]
21 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[7]]
22 : set_property PACKAGE_PIN W21 [get_ports hdmi_data[8]]
23 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[8]]
24 : set_property PACKAGE_PIN W20 [get_ports hdmi_data[9]]
25 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[9]]
26 : set_property PACKAGE_PIN W18 [get_ports hdmi_data[10]]
27 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[10]]
28 : set_property PACKAGE_PIN T19 [get_ports hdmi_data[11]]
29 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[11]]
30 : set_property PACKAGE_PIN U19 [get_ports hdmi_data[12]]
31 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[12]]
32 : set_property PACKAGE_PIN R19 [get_ports hdmi_data[13]]
33 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[13]]
34 : set_property PACKAGE_PIN T17 [get_ports hdmi_data[14]]
35 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[14]]
36 : set_property PACKAGE_PIN T16 [get_ports hdmi_data[15]]
37 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_data[15]]
38 : #video active
39 : set_property PACKAGE_PIN T18 [get_ports hdmi_de]
40 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_de]
41 : #Sync signals
42 : set_property PACKAGE_PIN R18 [get_ports hdmi_hsync]
43 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_hsync]
44 : set_property PACKAGE_PIN H15 [get_ports hdmi_vsync]
45 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_vsync]
46 :
47 : #Locked signal -> DS19
```



```
1 : #HDMI
2 : #Clock
3 : set_property PACKAGE_PIN L16 [get_ports hdmi_clk]
4 : set_property IOSTANDARD LVCMOS25 [get_ports hdmi_clk]
5 : #Data
6 : set_property PACKAGE_PIN AB21 [get_ports vid_data_0[0]]
7 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[0]]
8 : set_property PACKAGE_PIN AA21 [get_ports vid_data_0[1]]
9 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[1]]
10 : set_property PACKAGE_PIN AB22 [get_ports vid_data_0[2]]
11 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[2]]
12 : set_property PACKAGE_PIN AA22 [get_ports vid_data_0[3]]
13 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[3]]
14 : set_property PACKAGE_PIN V19 [get_ports vid_data_0[4]]
15 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[4]]
16 : set_property PACKAGE_PIN V18 [get_ports vid_data_0[5]]
17 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[5]]
18 : set_property PACKAGE_PIN V20 [get_ports vid_data_0[6]]
19 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[6]]
20 : set_property PACKAGE_PIN U20 [get_ports vid_data_0[7]]
21 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[7]]
22 : set_property PACKAGE_PIN W21 [get_ports vid_data_0[8]]
23 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[8]]
24 : set_property PACKAGE_PIN W20 [get_ports vid_data_0[9]]
25 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[9]]
26 : set_property PACKAGE_PIN W18 [get_ports vid_data_0[10]]
27 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[10]]
28 : set_property PACKAGE_PIN T19 [get_ports vid_data_0[11]]
29 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[11]]
30 : set_property PACKAGE_PIN U19 [get_ports vid_data_0[12]]
31 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[12]]
32 : set_property PACKAGE_PIN R19 [get_ports vid_data_0[13]]
33 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[13]]
34 : set_property PACKAGE_PIN T17 [get_ports vid_data_0[14]]
35 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[14]]
36 : set_property PACKAGE_PIN T16 [get_ports vid_data_0[15]]
37 : set_property IOSTANDARD LVCMOS25 [get_ports vid_data_0[15]]
38 : #video active
39 : set_property PACKAGE_PIN T18 [get_ports vid_active_video_0]
40 : set_property IOSTANDARD LVCMOS25 [get_ports vid_active_video_0]
41 : #Sync signals
42 : set_property PACKAGE_PIN R18 [get_ports vid_hsync_0]
43 : set_property IOSTANDARD LVCMOS25 [get_ports vid_hsync_0]
44 : set_property PACKAGE_PIN H15 [get_ports vid_vsync_0]
45 : set_property IOSTANDARD LVCMOS25 [get_ports vid_vsync_0]
46 :
47 : #Locked signal -> DS19
```

ZC702 Test Pattern Generator Flow

Block Design Steps







A black and white photograph showing a row of classical stone columns, likely Corinthian, standing in a straight line. The columns have fluted shafts and decorative capitals. The background is a plain, light-colored wall.


THIRTY-SEVEN
MINUTES
LATER....

ZC702 Test Pattern Generator Flow




Vitis 2021.1 Part

ZC702 Test Pattern Generator Flow




*** 實際檔案請按照自己設定的位置與名稱去開啟

ZC702 Test Pattern Generator Flow




ZC702 Test Pattern Generator Flow




ZC702 Test Pattern Generator Flow

這邊檔案跟前面載的那包是一樣的，同樣進入同一包的資料夾內 /src




ZC702 Test Pattern Generator Flow



ZC702 Test Pattern Generator Flow

刪除原本 `helloworld.c` 並開啟 `tpg_hdmi_zc702.c`，加入右下方框選起來的 code (可參考下方連結)
https://support.xilinx.com/s/article/922324?language=en_US



The screenshot shows the Vitis IDE interface with the following details:

- Project Explorer:** Shows the project structure under "1002_Test_system [ZC702_1080]". The "src" folder contains files like `iic_utils.c`, `platform_config.h`, and `tpg_hdmi_zc702.c`.
- Code Editor:** Displays the `main.c` file with the following code:

```
xil_printf("HDMI Setup Complete!\r\n");
/* Insert the code for the TPG here */
Status = XV_tpg_Initialize(&tpg_inst, XPAR_V_TPG_0_DEVICE_ID);
if(Status!= XST_SUCCESS)
{
    xil_printf("TPG configuration failed\r\n");
    return(XST_FAILURE);
}

// Set Resolution to 800x600
XV_tpg_Set_height(&tpg_inst, 1080);
XV_tpg_Set_width(&tpg_inst, 1920);

// Set Color Space to YUV422
XV_tpg_Set_colorFormat(&tpg_inst, 0x2);


//Start the TPG
XV_tpg_EnableAutoRestart(&tpg_inst);
XV_tpg_Start(&tpg_inst);
xil_printf("TPG started!\r\n");

// Change the pattern to color bar
XV_tpg_Set_bckgndId(&tpg_inst, XTPG_BKGND_COLOR_BARS);


// Set Overlay to moving box
// Set the size of the box
XV_tpg_Set_boxSize(&tpg_inst, 50);
// Set the speed of the box
XV_tpg_Set_motionSpeed(&tpg_inst, 5);
// Enable the moving box
XV_tpg_Set_overlayId(&tpg_inst, 1);
/* End of TPG code*/

while(1);
```
- Debug View:** Shows the "SystemDebugger_1002_Test_system" and "SystemDebugger_1002_Test_system_Standalone (Local)" configurations.

ZC702 Hardware Setting




ZC702 Test Pattern Generator Output Demo



A screenshot of a terminal window titled "4. COM2 (Silicon Labs CP210x USB)". The window displays the following text:

```
TPG application on ZC702 using on-board HDMI
HDMI Monitor connected
HDMI Setup Complete!
TPG started!
TPG application on ZC702 using on-board HDMI
HDMI Monitor connected
HDMI Setup Complete!
TPG started!
```

ZC702 Test Pattern Generator Output Demo




ZC702 Test Pattern Generator Output Multiple Resolution Flow

Vivado 2021.1 Part

ZC702 Test Pattern Generator Output Multiple Resolution Flow

Block Design Steps


Video Timing Controller (VTC) – 修改 IP 設定，開啟 AXI-4 Lite 是為了讓 Vitis 中的 C 語能夠控制



ZC702 Test Pattern Generator Output Multiple Resolution Flow

Block Design Steps


Clocking Wizard – 開啟 Dynamic Reconfig 才能透過 Vitis 從 AXI-4 Lite 進行 Clock 更新



ZC702 Test Pattern Generator Output Multiple Resolution Flow

Block Design Steps

Clocking Wizard – 勾選想要輸出不同解析度對應的 Clock 數值



$$25.2 \text{ Mhz} = 480P$$


$$74.25 \text{ Mhz} = 720P$$

$$148.5 \text{ Mhz} = 1080P$$

ZC702 Test Pattern Generator Output Multiple Resolution Flow

Block Design Steps


Clocking Wizard – MMCM Override



ZC702 Test Pattern Generator Output Multiple Resolution Flow

Block Design Steps


Clocking Wizard – 記清楚以下除頻數值，Vitis 會用到



ZC702 Test Pattern Generator Output Multiple Resolution Flow

Block Design Steps

Clocking Wizard – 回來取消其他兩個 output clock · 記得去修改 VTC 對應的解析度




ZC702 Test Pattern Generator Output Multiple Resolution Flow

Block Design Steps

Start Connection


Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right.



ZC702 Test Pattern Generator Output Multiple Resolution Flow


Block Design Steps

Start Connection



ZC702 Test Pattern Generator Output Multiple Resolution Flow

Block Design Steps







A black and white photograph showing a row of classical stone columns, likely Corinthian, standing in a straight line. The columns have fluted shafts and decorative capitals. The background is a plain, light-colored wall.

THIRTY-SEVEN
MINUTES
LATER....


ZC702 Test Pattern Generator Output Multiple Resolution Flow



Vitis 2021.1 Part


ZC702 Test Pattern Generator Output Multiple Resolution Flow

更新硬體資訊





*** 實際檔案請按照自己設定的位置與名稱去開啟

ZC702 Test Pattern Generator Output Multiple Resolution Flow




ZC702 Test Pattern Generator Output Multiple Resolution Flow




ZC702 Test Pattern Generator Output Multiple Resolution Flow

抓之前改好的 Code 進來 (XVES_0021) · 然後參考以下連結 (XVES_0022) 去更改 Code

https://support.xilinx.com/s/article/929761?language=zh_CN



ZC702 Test Pattern Generator Output Multiple Resolution Flow



ZC702 Test Pattern Generator Output Multiple Resolution Flow

修改 Code · 新增以下

```
40 *  
41 * Ver Who Date Changes  
42 *-----  
43 * 1.00 Florent Werb 12/05/18 Initial Version  
44 * </pre>  
45 *|  
46 *****/  
47  
48 #include <stdio.h>  
49 #include "platform.h"  
50 #include "xil_printf.h"  
51  
52 #include "iic_utils.h"  
53 #include "xv_tpg.h"  
54 #include "zc702_hw.h"  
55  
56 #include "xvtc.h"  
57 #include "xclk_wiz.h"  
58  
59 XIicPs IicPs_inst;  
60 XV_tpg tpg_inst;  
61 XV_tpg_Config *tpg_config;  
62  
63 XVtc VtcInst;  
64 XC1k_Wiz ClkWizInst;  
65 XVtc_Timing XVtc_Timingconf;  
66  
67 int main()
```

ZC702 Test Pattern Generator Output Multiple Resolution Flow

修改 Code，新增以下 (若未換解析度的話，Clocking Wizard Configuration 那兩行要註解掉)

```
//Initialize the clocking wizard
XClk_Wiz_Config *ClkWiz_CfgPtr = XClk_Wiz_LookupConfig(XPAR_CLK_WIZ_0_DEVICE_ID);
XClk_Wiz_CfgInitialize(&ClkWizInst, ClkWiz_CfgPtr, ClkWiz_CfgPtr->BaseAddr);

/////////* Clocking Wizard Configuration */
Xil_Out32(ClkWiz_CfgPtr->BaseAddr + 0x208, 0x0007);
Xil_Out32(ClkWiz_CfgPtr->BaseAddr + 0x25C, 0x3);

// Set Resolution to 800x600
XV_tpg_Set_height(&tpg_inst, 480);
XV_tpg_Set_width(&tpg_inst, 640);

// Set Color Space to YUV422
XV_tpg_Set_colorFormat(&tpg_inst, 0x2);

//Start the TPG
XV_tpg_EnableAutoRestart(&tpg_inst);
XV_tpg_Start(&tpg_inst);
xil_printf("TPG started!\r\n");

// Change the pattern to color bar
XV_tpg_Set_bckgndId(&tpg_inst, XTPG_BKGND_COLOR_BARS);

// Set Overlay to moving box
// Set the size of the box
```

ZC702 Test Pattern Generator Output Multiple Resolution Flow

修改 Code，新增以下 (若未換解析度的話，VTC Configuration 那三行要註解掉)

```
XV_tpg_Set_bckgndId(&tpg_inst, XTPG_BKGND_COLOR_BARS);
// Set Overlay to moving box
// Set the size of the box
XV_tpg_Set_boxSize(&tpg_inst, 50);
// Set the speed of the box
XV_tpg_Set_motionSpeed(&tpg_inst, 5);
// Enable the moving box
XV_tpg_Set_ovrlayId(&tpg_inst, 1);
/* End of TPG code*/

// Initialise the VTC
XVtc_Config *VTC_Config = XVtc_LookupConfig(XPAR_V_TC_0_DEVICE_ID);
XVtc_CfgInitialize(&VtcInst, VTC_Config, VTC_Config->BaseAddress);

////////* VTC Configuration *
XVtc_ConvVideoMode2Timing(&VtcInst, XVTC_VMODE_480P, &XVtc_Timingconf);
XVtc_SetGeneratorTiming(&VtcInst, &XVtc_Timingconf);
XVtc_RegUpdate(&VtcInst);


//Start the VTC generator
XVtc_EnableGenerator(&VtcInst);

while(1);
```

ZC702 Test Pattern Generator Output Multiple Resolution Flow

注意，單純不更改原始解析度或 Clock 速度不需要 ReConfig，但有 AXI-4 Lite 就需要在 Vitis 內 Initialize 該 IP 以及 Enable 才會動作

ZC702 Test Pattern Generator Output Demo



ZC702 Test Pattern Generator Output Multiple Resolution Flow

修改 Code · 換成 720P

```
xil_printf("TPG configuration failed\r\n");
return(XST_FAILURE);
}

//Initialize the clocking wizard
XClk_Wiz_Config *ClkWiz_CfgPtr = XClk_Wiz_LookupConfig(XPAR_CLK_WIZ_0_DEVICE_ID);
XClk_Wiz_CfgInitialize(&ClkWizInst, ClkWiz_CfgPtr, ClkWiz_CfgPtr->BaseAddr);

////////* Clocking Wizard Configuration */
Xil_Out32(ClkWiz_CfgPtr->BaseAddr + 0x208, 0x000E);
Xil_Out32(ClkWiz_CfgPtr->BaseAddr + 0x25C, 0x3);

// Set Resolution to 800x600
XV_tpg_Set_height(&tpg_inst, 720);
XV_tpg_Set_width(&tpg_inst, 1280);

// Set Color Space to YUV422
XV_tpg_Set_colorFormat(&tpg_inst, 0x2);

//Start the TPG
XV_tpg_EnableAutoRestart(&tpg_inst);
XV_tpg_Start(&tpg_inst);
xil_printf("TPG started!\r\n");

// Change the pattern to color bar
XV_tpg_Set_bckgndId(&tpg_inst, XTPG_BKGND_COLOR_BARS);
```

ZC702 Test Pattern Generator Output Multiple Resolution Flow


修改 Code · 換成 720P

The screenshot shows a software development environment with the following details:

- Explorer View:** Shows the project structure under "ZC702_DIFF_Resolution_system".
 - TxOnly_A53_1_system [ZCU104_HDMI]
 - TxOnly_A53_2_system [ZCU104_TX_HDMI]
 - VC707_BIST
 - VCK190_APU_system [VCK190_H]
 - VCK190_H
 - ZC702_1080
 - ZC702_AXlite_HDMI
 - ZC702_BIST
 - ZC702_DIFF_Resolution_system [ZC702_AXlite_HDMI]**
 - ZC702_DIFF_Resolution [standalone on ps7_cortex]**
 - Binaries
 - Includes
 - Debug
 - src**
 - iic_utils.c
 - iic_utils.h
 - platform_config.h
 - platform.c
 - platform.h
 - tpg_hdmi_zc702.c**
 - zc702_hw.h
- Code Editor (tpg_hdmi_zc702.c):** Displays C code for the Test Pattern Generator.


```
121 XV_tpg_Set_bckgndId(&tpg_inst, XTPG_BKGND_COLOR_BARS);
122
123 // Set Overlay to moving box
124 // Set the size of the box
125 XV_tpg_Set_boxSize(&tpg_inst, 50);
126 // Set the speed of the box
127 XV_tpg_Set_motionSpeed(&tpg_inst, 5);
128 // Enable the moving box
129 XV_tpg_Set_ovrlayId(&tpg_inst, 1);
130 /* End of TPG code*/
131
132 // Initialise the VTC
133 XVtc_Config *VTC_Config = XVtc_LookupConfig(XPAR_V_TC_0_DEVICE_ID);
134 XVtc_CfgInitialize(&VtcInst, VTC_Config, VTC_Config->BaseAddress);
135
136 //////////////* VTC Configuration */
137 XVtc_ConvVideoMode2Timing(&VtcInst, XVTC_VMODE_720P,&XVtc_Timingconf);
138 XVtc_SetGeneratorTiming(&VtcInst, &XVtc_Timingconf);
139 XVtc_RegUpdate(&VtcInst);
140
141 //Start the VTC generator
142 XVtc_EnableGenerator(&VtcInst);
143
144
145
146 while(1);
147
148
```
- Bottom Status Bar:** Shows "SystemDebuuaer ZC702 DIFF Resolution system [Syste...]".

ZC702 Test Pattern Generator Output Demo



ZC702 Test Pattern Generator Output Multiple Resolution Flow

修改 Code · 换成 1080P



```
91 Status = XV_tpg_Initialize(&tpg_inst, XPAR_V_TPG_0_DEVICE_ID);
92 if(Status!= XST_SUCCESS)
93 {
94     xil_printf("TPG configuration failed\r\n");
95     return(XST_FAILURE);
96 }
97
98 //Initialize the clocking wizard
99 XClk_Wiz_Config *ClkWiz_CfgPtr = XClk_Wiz_LookupConfig(XPAR_CLK_WIZ_0_DEVICE_ID);
100 XClk_Wiz_CfgInitialize(&ClkWizInst, ClkWiz_CfgPtr, ClkWiz_CfgPtr->BaseAddr);
101
102
103 //***** Clocking Wizard Configuration ****/
104 Xil_Out32(ClkWiz_CfgPtr->BaseAddr + 0x208, 0x0007);
105 Xil_Out32(ClkWiz_CfgPtr->BaseAddr + 0x25C, 0x3);
106
107 // Set Resolution to 800x600
108 XV_tpg_Set_height(&tpg_inst, 1080);
109 XV_tpg_Set_width(&tpg_inst, 1920);
110
111 // Set Color Space to YUV422
112 XV_tpg_Set_colorFormat(&tpg_inst, 0x2);
113
114 //Start the TPG
115 XV_tpg_EnableAutoRestart(&tpg_inst);
116 XV_tpg_Start(&tpg_inst);
117 xil_printf("TPG started!\r\n");
118
```

ZC702 Test Pattern Generator Output Multiple Resolution Flow

修改 Code · 换成 1080P

The screenshot shows a software development environment with the following interface elements:

- Explorer:** Shows the project structure under "ZC702_DIFF_Resolution_system".
- Assistant:** Shows the "ZC702_DIFF_Resolution" tab.
- Code Editor:** Displays the file "tpg_hdmi_zc702.c".
- Debug:** Shows the "SystemDebugger ZC702 DIFF Resolution system" tab.

The code in the editor is as follows:

```
118     xil_printf("TPG started!\r\n");
119
120     // Change the pattern to color bar
121     XV_tpg_Set_bckgndId(&tpg_inst, XTPG_BKGND_COLOR_BARS);
122
123     // Set Overlay to moving box
124     // Set the size of the box
125     XV_tpg_Set_boxSize(&tpg_inst, 50);
126     // Set the speed of the box
127     XV_tpg_Set_motionSpeed(&tpg_inst, 5);
128     // Enable the moving box
129     XV_tpg_Set_ovrlayId(&tpg_inst, 1);
130     /* End of TPG code*/
131
132     // Initialise the VTC
133     XVtc_Config *VTC_Config = XVtc_LookupConfig(XPAR_V_TC_0_DEVICE_ID);
134     XVtc_CfgInitialize(&VtcInst, VTC_Config, VTC_Config->BaseAddress);
135
136     //***** VTC Configuration */
137     XVtc_ConvVideoMode2Timing(&VtcInst, XVTC_VMODE_1080P, &XVtc_Timingconf);
138     XVtc_SetGeneratorTiming(&VtcInst, &XVtc_Timingconf);
139     XVtc_RegUpdate(&VtcInst);
140
141     //Start the VTC generator
142     XVtc_EnableGenerator(&VtcInst);
143
144
145
```

A red box highlights the following code block:

```
XVtc_ConvVideoMode2Timing(&VtcInst, XVTC_VMODE_1080P, &XVtc_Timingconf);
```

ZC702 Test Pattern Generator Output Demo



Reference

- https://www.youtube.com/watch?v=BstMo5Owsjl&ab_channel=Nielfotech
- https://support.xilinx.com/s/article/922324?language=en_US
- https://support.xilinx.com/s/article/922324?language=en_US

AMD