#### Vitis Al Lab 3 to 6





#### **Agenda**

- ➤ Lab 3: Vitis AI Library (VART) Using KV260
- ➤ Lab 4: Creating a Hardware Platform with the DPU Using the Vivado Design Suite Flow Using KV260
- ➤ Lab 5: Creating a DPU Kernel Using the Vitis Environment Flow Using KV260
- ➤ Lab 6: Creating a Custom Application Using KV260



### Lab 3: Vitis Al Library (VART) – Using KV260




#### Vitis Al Library (VART) – Using KV260

- Environment Setting
  - 1. Ubuntu 18.04
  - 2. PetaLinux Tools Installer 2021.2
  - 3. Kria K26 SOM Board Support Package 2021.2
  - 4. Vitis-Al Lab 2.0



#### Vitis Al Library (VART) – Using KV260





#### **Petalinux**

- Build Petalinux
  - 1. Dowload Petalinux Tools Installer (2021.2)
  - 2. Install Dependencies
  - 3. ./petalinux-v2021.2-final-installer.run -d <custom path>
  - 4. source <custom path>/settings.sh



- petalinux-create -t project -s /<kv260 BSP path>/xilinx-k26-starterkit-v2021.2-final.bsp -n kv260\_os
- 2. cd ./kv260\_os
- 3. petalinux-build



**Build Petalinux Project** 




#### **Petalinux**

- Add Vitis Al 2.0 & Firmware to Petalinux
  - cd components/yocto/layers/
  - 2. sudo rm -r meta-vitis-ai
  - 3. git clone -b rel-v2021.2 https://github.com/jlamperez/meta-vitis-ai.git meta-vitis-ai
  - 4. vi ~/kv260\_os/build/conf/bblayers.conf
  - 5. delete \$\{SDKBASEMETAPATH\}/layers/meta-vitis-ai
  - 6. add new meta-vitis-ai layer by petalinux-config



petalinux-config





petalinux-config - Yocto Settings ---> User Layers

```
Yocto Settings
Arrow keys navigate the menu. <Enter> selects submenus ---> (or empty submenus ----). Highlighted letters are hotkeys. Pressing <Y>
includes, <N> excludes, <M> modularizes features. Press <Esc> to exit, <?> for Help, </> for Search. Legend: [*] built-in []
excluded <M> module < > module capable
                                (zynqmp-generic) YOCTO_MACHINE_NAME
                                    Yocto board settings --->
                                    TMPDIR Location --->
                                    Devtool Workspace Location --->
                                    Parallel thread execution --->
                                    Add pre-mirror url --->
                                    Local sstate feeds settings --->
                                [*] Enable Network sstate feeds
                                      Network sstate feeds URL --->
                                    Enable BB NO NETWORK
                                 ] Enable Buildtools Extended
                                 User Layers --->
                                       <Select>
```



petalinux-config - /home/xxx/<project\_name>components/yocto/layers/meta-vitis-ai

```
User Layers
Arrow keys navigate the menu. <Enter> selects submenus ---> (or empty submenus ----). Highlighted letters are hotkeys. Pressing <Y>
includes, <N> excludes, <M> modularizes features. Press <Esc> to exit, <?> for Help, </> for Search. Legend: [*] built-in []
excluded <M> module < > module capable
```



petalinux-config

```
norris@ubuntu:~/kv260_os/build/conf$ petalinux-config
[INFO] Sourcing buildtools
[INFO] Menuconfig project

*** End of the configuration.
*** Execute 'make' to start the build or try 'make help'.

[INFO] Sourcing build environment
[INFO] Generating kconfig for Rootfs
[INFO] Silentconfig rootfs
[INFO] Generating plnxtool conf
[INFO] Generating workspace directory
[INFO] Successfully configured project
```



- petalinux-config
  - vi components/yocto/layers/meta-petalinux/recipes-core/images/petalinux-imageminimal.bb
  - 2. Add the following words

IMAGE\_INSTALL\_append = "packagegroup-petalinux-vitisai-dev \"

packagegroup-petalinux-vitisai"



#### **Petalinux**

- Add Vitis AI 2.0 & Firmware to Petalinux
  - 1. cd ~/kv260\_os
  - 2. git clone -b xlnx\_rel\_v2021.2 https://github.com/Xilinx/kv260-firmware
  - 3. petalinux-create -t apps --template fpgamanager -n karp-smartcam --enable --srcuri

```
"./kv260-firmware/smartcam/kv260-smartcam.bit \
```

./kv260-firmware/smartcam/kv260-smartcam.xclbin \


./kv260-firmware/smartcam/shell.json \

./kv260-firmware/smartcam/kv260-smartcam.dtsi\*

4. petalinux-config -c rootfs




petalinux-config -c rootfs – apps & user packages






petalinux-config -c rootfs – apps: check the karp-smartcam if has been selected





petalinux-config -c rootfs – user packages





petalinux-config -c rootfs

```
norris@ubuntu:~/kv260_os$ petalinux-config -c rootfs
[INFO] Sourcing buildtools
[INFO] Silentconfig project
[INFO] Generating kconfig for Rootfs
[INFO] Menuconfig rootfs

*** End of the configuration.


*** Execute 'make' to start the build or try 'make help'.

[INFO] Generating plnxtool conf
[INFO] Successfully configured rootfs
```



#### **Petalinux**

- 1. petalinux-build -c petalinux-image-minimal
- 2. petalinux-package --boot --u-boot --dtb images/linux/u-boot.dtb --force
- 3. petalinux-package –wic
- 4. The built image will locate at images/linux/petalinux-sdimage.wic





#### Vitis-Al

- Install Vitis Al 2.0 on Ubuntu 18.04
  - 1. sudo apt-get install docker.io
  - 2. sudo chmod 777 /var/run/docker.sock
  - 3. docker pull xilinx/vitis-ai:2.0.0
  - 4. git clone -b v2.0 https://github.com/Xilinx/Vitis-Al.git
  - 5. cd Vitis-Al/setup/mpsoc

Set Cross-Compile Environment

- 6. sudo ./ sdk-2021.2.0.0.sh
- 7. . /<sdk location>/ environment-setup-cortexa72-cortexa53-xilinx-linux
- 8. cd Vitis-Al/demo/VART/resnet50

Build resnet50 execution file

9. bash -x build.sh



#### Vitis-Al

- Quantize Resnet50 Model (the flow is like Lab 1)
  - 1. ./docker\_run.sh xilinx/vitis-ai:2.0.0
  - conda activate vitis-ai-caffe
  - 3. cp -r training/vai\_q\_c Vitis-Al
  - 4. vim Vitis-Al/vai\_q\_c/lab/1\_caffe\_quantize\_for\_edge.sh
  - 5. modify the value of calib\_iterc and test\_iter from 10 to 2
  - 6. vim Vitis-AI/vai\_q\_c/lab/ cf\_resnet50\_imagenet\_224\_224\_7.7G\_2.0/float/trainval.prototxt
  - 7. sh 1\_caffe\_quantize\_for\_edge.sh

```
phase: TRAIN
    transform param {
      mirror: true
11
      crop size: 224
13
      mean value: 104
14
      mean value: 107
15
      mean value: 123
16
    image data param {
17
      source: "images/val.txt"
18
19
      root_folder: "images/"
20
      batch size: 64
21
      shuffle: true
22
23 }
24 laver {
    name: "data"
    type: "ImageData"
    top: "data"
    top: "label"
    include {
30
      phase: TEST
31
32
    transform param {
33
      crop size: 224
34
      mean value: 104
35
      mean value: 107
36
      mean value: 123
37
    image data param {
38
      source: "images/val.txt"
39
40
      root folder: "images/"
41
      batch size: 20
```



#### **Vitis-Al**

- Compile Resnet50 Model to xmodel
  - 1. vim Vitis-Al/vai\_q\_c/lab/2\_caffe\_compile\_for\_edge.sh
  - 2. modify EDGE\_TARGET=ZCU102 to EDGE\_TARGET=KV260
  - 3. vim /opt/vitis\_ai/compiler/arch/DPUCZDX8G/KV260/arch.json
  - 4. modify 4096 to 3136
  - 5. sh 2\_caffe\_compile\_for\_edge.sh



#### **KV260**

- Create Folder
  - mkdir -p Vitis-Al/demo/VART/resnet50
  - mkdir -p /usr/share/vitis\_ai\_library/models/resnet50/
- Copy the file of resnet50 execution and label
  - 1. cd <Vitis-AI on Ubuntu>/demo/VART/resnet50/
  - 2. scp -r resnet50 words.txt <KV260的username>@<IP>:~/Vitis-AI/demo/VART/resnet50/
- Copy VART install files to KV260
  - cd <Vitis-AI on Ubuntu>/setup/
  - 2. scp -r mpsoc <KV260的username>@<IP>:~/
- Copy the images for inference
  - 1. Wget https://www.xilinx.com/bin/public/openDownload?filename=vitis\_ai\_runtime\_r2.0.0\_image\_video.tar.gz
  - 2. tar -zxvf vitis\_ai\_runtime\_r2.0.0\_image\_video.tar.gz -C ~/Vitis-AI/demo/VART/



#### **KV260**

- The xmodel KV260 will run
  - cd < Vitis-AI on Ubuntu >
    /vai\_q\_c/lab/cf\_resnet50\_imagenet\_224\_224\_7.7G\_2.0/vai\_c\_output\_KV260/
  - 2. scp -r md5sum.txt meta.json resnet50.xmodel <username of KV260>@<IP>:/ usr/share/vitis\_ai\_library/models/resnet50/



#### KV260 - Install VART & Run Demo

- Install VART
  - cd mpsoc/VART
  - 2. sh bash target\_vart\_setup.sh
- Load App
  - 1. sudo xmutil unloadapp
  - 2. sudo xmutil loadapp karp-smartcam
- Run Demo
  - cd ~/Vitis-AI/demo/VART/resnet50/
  - 2. ./resnet50 /usr/share/vitis\_ai\_library/models/resnet50/resnet50.xmodel



#### **KV260 – Demo Result**

```
xilinx-k26-som-2021_2:~/Vitis-AI/demo/VART/resnet50$ ./resnet50 /usr/share/vitis_ai_library/models/resnet50/resnet50.xmodel
WARNING: Logging before InitGoogleLogging() is written to STDERR
I0803 23:23:28.675163    1632 main.cc:292] create running for subgraph: subgraph_conv1

Image : 001.jpg
top[0] prob = 0.982862    name = brain coral
top[1] prob = 0.008503    name = coral reef
top[2] prob = 0.006622    name = jackfruit, jak, jack
top[3] prob = 0.000544    name = puffer, pufferfish, blowfish, globefish
top[4] prob = 0.000330    name = eel

(Classification of ResNet50:1632): Gtk-WARNING **: 23:23:29.052: cannot open display:
```


Can't not display the image through X11-forwarding/Gtk



# Lab 4: Creating a Hardware Platform with the DPU Using the Vivado Design Suite Flow – Using KV260




## Lab 4: Creating a Hardware Platform with the DPU Using the Vivado Design Suite Flow





## Lab 4: Creating a Hardware Platform with the DPU Using the Vivado Design Suite Flow





## Lab 5: Creating a DPU Kernel Using the Vitis Environment Flow – Using KV260



## Lab 5: Creating a DPU Kernel Using the Vitis Environment Flow

```
Creating Vivado project.
 13:24:29] Run vpl: Step create project: Completed
 13:24:29] Run vpl: Step create bd: Started
 13:24:36] Run vpl: Step create bd: Completed
 13:24:36] Run vpl: Step update bd: Started
 13:24:36 Run vpl: Step update bd: Completed
 [13:24:36] Run vpl: Step generate target: Started
 13:25:08] Run vpl: Step generate target: Completed
 13:25:08] Run vpl: Step config hw runs: Started
 13:25:10] Run vpl: Step config hw runs: Completed
 13:25:10 Run vpl: Step synth: Started
 [13:25:41] Block-level synthesis in progress, 0 of 28 jobs complete, 8 jobs running.
 [13:26:11] Block-level synthesis in progress, 8 of 28 jobs complete, 0 jobs running.
 [13:26:41] Block-level synthesis in progress, 9 of 28 jobs complete, 8 jobs running.
 13:27:11] Block-level synthesis in progress, 16 of 28 jobs complete, 3 jobs running.
 [13:27:42] Block-level synthesis in progress, 19 of 28 jobs complete, 6 jobs running.
 [13:28:12] Block-level synthesis in progress, 23 of 28 jobs complete, 3 jobs running.
 [13:28:42] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
 13:29:12] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
 [13:29:42] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
 [13:30:12] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
 [13:30:42] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
 13:31:12] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
 13:31:42] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
 [13:32:12] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
 [13:32:42] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
 13:33:13] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
 [13:33:43] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
 [13:34:13] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
 [13:34:43] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
 13:35:13] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
 13:35:43] Block-level synthesis in progress, 27 of 28 jobs complete, 0 jobs running.
 13:36:13] Block-level synthesis in progress, 28 of 28 jobs complete, 0 jobs running.
 13:36:43] Top-level synthesis in progress.
 13:37:03] Run vpl: Step synth: Completed
 [13:37:03] Run vpl: Step impl: Started
```



## Lab 5: Creating a DPU Kernel Using the Vitis Environment Flow

```
[13:39:35] Starting logic optimization..
[13:40:05] Phase 1 Retarget
[13:40:05] Phase 2 Constant propagation
[13:40:35] Phase 3 Sweep
[13:40:35] Phase 4 BUFG optimization
[13:40:35] Phase 5 Shift Register Optimization
[13:40:35] Phase 6 Post Processing Netlist
[13:41:35] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 02m 00s
```

```
[13:41:35] Starting logic placement..
[13:41:35] Phase 1 Placer Initialization
[13:41:35] Phase 1.1 Placer Initialization Netlist Sorting
[13:41:35] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[13:42:05] Phase 1.3 Build Placer Netlist Model
[13:43:06] Phase 1.4 Constrain Clocks/Macros
```



## Lab 6: Creating a Custom Application – Edge – Using KV260



### Lab 4 to 6: Using KV260





#### **Overview**

Vivado

Create Block Design for KV260

Petalinux

Create Petalinux Project; Generate Device Tree

Vitis

Create Platform & Application



#### **KV260 – Vivado part**

#### **Project Type**

Specify the type of project to create.

RTL Project

You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.

- ✓ Do not specify sources at this time
- ✓ Project is an extensible Vitis platform
- Post-synthesis Project

You will be able to add sources, view device resources, run design analysis, planning and implementation.

- Do not specify sources at this time
- \_ I/O Planning Project

Do not specify design sources. You will be able to view part/package resources.

Imported Project


Create a Vivado project from a Synplify, XST or ISE Project File.

Example Project


Create a new Vivado project from a predefined template.




#### **KV260 – Vivado part**






































- Xilinx KV260 github tutorial
  - 1. Validation
  - 2. Create HDL Wrapper
  - 3. Generate Block Design
  - 4. Generate Bitstream
  - 5. Export XSA



- Create Petalinux Project
  - 1. Petalinux 2021.2
  - 2. xilinx-k26-som-v2021.2-final.bsp
  - 3. petalinux-config --get-hw-description=/<path to xsa>

```
MISC/config System Configuration
Arrow keys navigate the menu. <Enter> selects submenus ---> (or empty submenus ----). Highlighted letters are hotkeys.
Pressing <Y> includes, <N> excludes, <M> modularizes features. Press <Esc> to exit, <?> for Help, </>> for Search.
Legend: [*] built-in [ ] excluded <M> module < > module capable
                           --- ZYNOMP Configuration
                               Linux Components Selection --->
                               Auto Config Settings --->
                           -*- Subsystem AUTO Hardware Settings --->
                               DTG Settings --->
                               PMUFW Configuration --->
                               FSBL Configuration --->
                               ARM Trusted Firmware Configuration --->
                               FPGA Manager --->
                               u-boot Configuration --->
                               Linux Configuration --->
                               Image Packaging Configuration --->
                               Firmware Version Configuration --->
                               Yocto Settings --->
```



- Create Petalinux Project
  - 1. Petalinux 2021.2
  - 2. xilinx-k26-som-v2021.2-final.bsp
  - 3. petalinux-config --get-hw-description=/<path to xsa>
  - 4. petalinux-config -c rootfs



- Create Petalinux Project
  - 1. Petalinux 2021.2
  - 2. xilinx-k26-som-v2021.2-final.bsp
  - 3. petalinux-config --get-hw-description=/<path to xsa>
  - 4. petalinux-config -c rootfs
  - 5. petalinux-build
  - 6. petalinux-build --sdk



- Device Tree Generator convert .XSA into a device tree source file (.dtsi)
  - sudo apt install device-tree-compiler
  - 2. git clone https://github.com/Xilinx/device-tree-xlnx
  - 3. source /tools/Xilinx/Vitis/2021.2/settings64.sh
  - 4. xsct (Xilinx Software Command-Line)

#### **xsct**

- 5. hsi open\_hw\_design <design\_name.xsa>
- 6. hsi set\_repo\_path <path to device-tree-xlnx repository>
- 7. hsi create\_sw\_design device-tree -os device\_tree -proc psu\_cortexa53\_0
- 8. hsi set\_property CONFIG.dt\_overlay true [hsi::get\_os]
- 9. hsi set\_property CONFIG.dt\_zocl true [hsi::get\_os]
- 10. hsi generate\_target -dir <desired\_dts\_filename>
- 11. hsi close\_hw\_design [hsi current\_hw\_design]



- Compile Device Tree Source into Device Tree Blob
  - 1. source /tools/Xilinx/PetaLinux/2021.2/settings.sh
  - 2. dtc -@ -O dtb -o pl.dtbo pl.dtsi



# **KV260 – Vitis part**

- Prep Boot Components
  - 1. source /tools/Xilinx/PetaLinux/2021.2/settings.sh
  - 2. ./sdk.sh –d <your path>
  - 3. In <petalinux project path>/images/linux, you will find the following files:
    - zynqmp\_fsbl.elf
    - pmufw.elf
    - bl31.elf
    - u-boot-dtb.elf
    - u-boot.elf
    - system.dtb

copy these files to <your path>/pfm/boot



### KV260 – Vitis part

Prep Boot Components

```
-> kria_kv260_custom_pkg
    -> pfm
        -> boot
            * zynqmp_fsbl.elf
            * pmufw.elf
            * bl31.elf
            * u-boot.elf
            * u-boot-dtb.elf
            * system.dtb
        -> sd_dir
    -> sysroots (contains installed SDK)
   * environment-setup-cortexa72-cortexa53-xilinx-linux
     site-config-cortexa72-cortexa53-xilinx-linux
     version-cortexa72-cortexa53-xilinx-linux
```



## **KV260 – Vitis part**

Create Vitis Platform

