

VC707 EVALUATION PLATFORM HW-V7-VC707

(XC7VX485T-FF1761)

DISCLAIMER:

XILINX IS DISCLOSING THIS USER GUIDE, MANUAL, RELEASE NOTE, SCHEMATIC, AND/OR SPECIFICATION (THE "DOCUMENTATION") TO YOU SOLELY FOR USE IN THE DEVELOPMENT OF DESIGNS TO OPERATE WITH XILINX HARDWARE DEVICES. YOU MAY NOT REPRODUCE, DISTRIBUTE, REPUBLISH, DOWNLOAD, DISPLAY, POST, OR TRANSMIT THE DOCUMENTATION IN ANY FORM OR BY ANY MEANS INCLUDING, BUT NOT LIMITED TO, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING, OR OTHERWISE, WITHOUT THE PRIOR WRITTEN CONSENT OF XILINX.


XILINX EXPRESSLY DISCLAIMS ANY LIABILITY ARISING OUT OF YOUR USE OF THE DOCUMENTATION. XILINX RESERVES THE RIGHT, AT ITS SOLE DISCRETION, TO CHANGE THE DOCUMENTATION WITHOUT NOTICE AT ANY TIME. XILINX ASSUMES NO OBLIGATION TO CORRECT ANY ERRORS CONTAINED IN THE DOCUMENTATION, OR TO ADVISE YOU OF ANY CORRECTIONS OR UPDATES. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY IN CONNECTION WITH TECHNICAL SUPPORT OR ASSISTANCE THAT MAY BE PROVIDED TO YOU IN CONNECTION WITH THE DOCUMENTATION.

THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.

THE XILINX HARDWARE, FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE XILINX DATA SHEET.

ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

			
Title:		ASSY P/N: 0431663	
		PCB P/N: 1280586	
		SCH P/N: 0381418	
Date:		2-3-2012_10:13	Ver: 1.0
Sheet Size: B		Rev: 01	
Sheet		1 of 57	Drawn By BF

DDR3 SODIMM
Page 21

FMC HPC1/HPC2
Connectors
Pages 22-29

10/100/1000 Ethernet
MII/GMII/RGMII/SGMII
Page 34

MECHANICALS
Page 57

Parallel Flash
Page 35

PCIe x8 Edge
Connector
Page 30

LCD I/F
Page 39

USB PHY
Page 44

Differential Clock
MGT SMA
SMA Clock
Page 32

XADC Header
Page 40

Switches
LEDs, Buttons
Page 38

HDMI Video
Pages 42-43

Recovered Clock
Page 33

IRONWOOD FFG1761 SOCKET
SUPPORTS MULTIPLE DEVICES
REFER TO BOARD BILL OF
MATERIALS ON XILINX.COM
TO CONFIRM FPGA PROVIDED

IIC EEPROM
Page 36
IIC MUX
Page 41

MODE DIP
SWITCH
Page 36

USB UART
Page 36

JTAG Connector
Digilent Module
Page 20

SFP Cage
Page 31

IIC Addressing

0b1110000	PCA9548
0b1010100	SI570
0bxxxxx00	FMC HPC 1
0bxxxxx00	FMC HPC 2
0b1010100	IIC EEPROM
0b1010000	SFP+
0b0111001	ADV7512
0b1010000 0b0011000	DDR3 SODIMM
0b1010000	SI5326

12V
PWR
Jack

Power Supply
Pages 45-56

Power Controller 1
Switching Regulator
VCCINT 1.0V @ 20A

Switching Module
VCCAUX
1.8V @ 10A
Switching Module
VCC3V3 @ 10A

Switching Module
VADJ 1.2-3.3V @ 10A

Power Controller 2
Switching Module
VCC1V5 @ 10A
Switching Module
VCC2V5 @ 10A

Switching Module
MGTA VCC 1.0V @ 10A
Switching Module
MGTA VTT 1.2V @ 10A

Power Controller 3
Switching Module
VCCAUX_IO @ 10A
Switching Module
VCCBRAM @ 10A

Switching Module
MGTVCCAUX 1.0V @ 10A
Switching Module
VCC1V8 1.8V @ 10A

Switching Regulator
5.0V@1.5A max

Linear Regulator
XADC_VCC @ 300mA
1.7-2.0V



Title: VC707 Block Diagram
SCHEM, ROHS COMPLIANT
VC707 EVALUATION PLATFORM

ASSY P/N: 0431663
PCB P/N: 1280586
SCH P/N: 0381418

Date: 2-3-2012_10:13


Ver: 1.0

Sheet Size: B

Rev: 01

Sheet 2 of 57

Drawn By BF



XILINX

Title: FPGAs Banks 0,13 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM

ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418

Date: 2-3-2012_10:13

Ver: 1.0

Sheet Size: B

Rev: 01


Sheet 3 of 57

Drawn By BF


BANK 14
XC7V2000TFHG1761

IO_0_VRN_14_AH35	IO_L1P_T0_D00_MOSI_14_AM36	IO_L1N_T0_D01_DIN_14_AN36	IO_L2P_T0_D02_14_AJ36	IO_L2N_T0_D03_14_AJ37	IO_L3P_T0_DQS_PUDC_B_14_AP36	IO_L3N_T0_DQS_EMCCLK_14_AP37	IO_L4P_T0_D04_14_AK37	IO_L4N_T0_D05_14_AL37	IO_L5P_T0_D06_14_AN35	IO_L5N_T0_D07_14_AP35	IO_L6P_T0_FCS_B_14_AL36	IO_L6N_T0_D08_VREF_14_AM37	IO_L7P_T1_D09_14_AG33	IO_L7N_T1_D10_14_AH33	IO_L8P_T1_D11_14_AK35	IO_L8N_T1_D12_14_AL35	IO_L9P_T1_DQS_14_AH31	IO_L9N_T1_DQS_D13_14_AJ31	IO_L10P_T1_D14_14_AH34	IO_L10N_T1_D15_14_AJ35	IO_L11P_T1_SRCC_14_AJ33	IO_L11N_T1_SRCC_14_AK33	IO_L12P_T1_MRCC_14_AK34	IO_L12N_T1_MRCC_14_AL34	IO_L13P_T2_MRCC_14_AJ32	IO_L13N_T2_MRCC_14_AK32	IO_L14P_T2_SRCC_14_AL31	IO_L14N_T2_SRCC_14_AL32	IO_L15P_T2_DQS_RDWR_B_14_AM34	IO_L15N_T2_DQSDOUT_CSOB_14_AN34	IO_L16P_T2_CSI_B_14_AM31	IO_L16N_T2_A15_D31_14_AM32	IO_L17P_T2_A14_D30_14_AM33	IO_L17N_T2_A13_D29_14_AN33	IO_L18P_T2_A12_D28_14_AL29	IO_L18N_T2_A11_D27_14_AL30	IO_L19P_T3_A10_D26_14_AH29	IO_L19N_T3A09D25_VREF_14_AH30	IO_L20P_T3_A08_D24_14_AJ30	IO_L20N_T3_A07_D23_14_AK30	IO_L21P_T3_DQS_14_AF29	IO_L21N_T3_DQS_A06_D22_14_AG29	IO_L22P_T3_A05_D21_14_AK28	IO_L22N_T3_A04_D20_14_AK29	IO_L23P_T3_A03_D19_14_AF30	IO_L23N_T3_A02_D18_14_AG31	IO_L24P_T3_A01_D17_14_AH28	IO_L24N_T3_A00_D16_14_AJ28	IO_25_VRP_14_AG32
IO_0_VRN_14_AH35	IO_L1P_T0_D00_MOSI_14_AM36	IO_L1N_T0_D01_DIN_14_AN36	IO_L2P_T0_D02_14_AJ36	IO_L2N_T0_D03_14_AJ37	IO_L3P_T0_DQS_PUDC_B_14_AP36	IO_L3N_T0_DQS_EMCCLK_14_AP37	IO_L4P_T0_D04_14_AK37	IO_L4N_T0_D05_14_AL37	IO_L5P_T0_D06_14_AN35	IO_L5N_T0_D07_14_AP35	IO_L6P_T0_FCS_B_14_AL36	IO_L6N_T0_D08_VREF_14_AM37	IO_L7P_T1_D09_14_AG33	IO_L7N_T1_D10_14_AH33	IO_L8P_T1_D11_14_AK35	IO_L8N_T1_D12_14_AL35	IO_L9P_T1_DQS_14_AH31	IO_L9N_T1_DQS_D13_14_AJ31	IO_L10P_T1_D14_14_AH34	IO_L10N_T1_D15_14_AJ35	IO_L11P_T1_SRCC_14_AJ33	IO_L11N_T1_SRCC_14_AK33	IO_L12P_T1_MRCC_14_AK34	IO_L12N_T1_MRCC_14_AL34	IO_L13P_T2_MRCC_14_AJ32	IO_L13N_T2_MRCC_14_AK32	IO_L14P_T2_SRCC_14_AL31	IO_L14N_T2_SRCC_14_AL32	IO_L15P_T2_DQS_RDWR_B_14_AM34	IO_L15N_T2_DQSDOUT_CSOB_14_AN34	IO_L16P_T2_CSI_B_14_AM31	IO_L16N_T2_A15_D31_14_AM32	IO_L17P_T2_A14_D30_14_AM33	IO_L17N_T2_A13_D29_14_AN33	IO_L18P_T2_A12_D28_14_AL29	IO_L18N_T2_A11_D27_14_AL30	IO_L19P_T3_A10_D26_14_AH29	IO_L19N_T3A09D25_VREF_14_AH30	IO_L20P_T3_A08_D24_14_AJ30	IO_L20N_T3_A07_D23_14_AK30	IO_L21P_T3_DQS_14_AF29	IO_L21N_T3_DQS_A06_D22_14_AG29	IO_L22P_T3_A05_D21_14_AK28	IO_L22N_T3_A04_D20_14_AK29	IO_L23P_T3_A03_D19_14_AF30	IO_L23N_T3_A02_D18_14_AG31	IO_L24P_T3_A01_D17_14_AH28	IO_L24N_T3_A00_D16_14_AJ28	IO_25_VRP_14_AG32

AH35	AM36	AN36	AJ36	AP36	AP37	AK37	AL37	AN35	AP35	AL36	AM37	AG33	AH33	AK35	AL35	AH31	AJ31	AH34	AJ35	AJ33	AK33	AK34	AL34	AJ32	AK32	AL31	AL32	AM34	AN34	AM31	AM32	AM33	AN33	AL29	AL30	AH29	AH30	AJ30	AK30	AF29	AG29	AK28	AK29	AF30	AG31	AH28	AJ28	AG32
FMC_VADJ_ON_B_LS	FLASH_D0	FLASH_D1	FLASH_D2	FLASH_D3	FPGA_EMCCLK	FLASH_D4	FLASH_D5	FLASH_D6	FLASH_D7	FLASH_CE_B	FLASH_D8	FLASH_D9	FLASH_D10	FLASH_D11	FLASH_D12	PHY_MDC_LS	FLASH_D13	FLASH_D14	FLASH_D15	PHY_RESET_LS	PHY_MDIO_LS	USER_CLOCK_P	USER_CLOCK_N	USER_SMA_CLOCK_P	USER_SMA_CLOCK_N	PHY_INT_LS	FMC_C2M_PG_LS	FLASH_WAIT	FMC1_HPC_PG_M2C_LS	FMC1_HPC_PRSNT_M2C_B_LS	FLASH_A15	FLASH_A14	FLASH_A13	FLASH_A12	FLASH_A11	FLASH_A10	FLASH_A9	FLASH_A8	FLASH_A7	FMC2_HPC_PG_M2C_LS	FLASH_A6	FLASH_A5	FLASH_A4	FLASH_A3	FLASH_A2	FLASH_A1	FLASH_A0	FMC2_HPC_PRSNT_M2C_B_LS
39	35	35	35	35	20	35	35	35	35	35	35	35	35	35	35	39	35	35	35	39	39	32	32	32	32	39	39	35	39	39	35	35	35	35	35	35	35	35	35	35	35	35	35	35	35	35	35	39



VCC1V8_FPGA



AF28	VCC0_14_AF28
AH32	VCC0_14_AH32
AJ29	VCC0_14_AJ29
AK36	VCC0_14_AK36
AL33	VCC0_14_AL33
AM30	VCC0_14_AM30
AN37	VCC0_14_AN37

U1

SOC_IRONWOOD_FHG1761

BANK 15
XC7V2000TFHG1761




IO_0_VRN_15_AM38	IO_L1P_T0_AD0P_15_AN38	IO_L1N_T0_AD0N_15_AP38	IO_L2P_T0_AD8P_15_AM41	IO_L2N_T0_AD8N_15_AM42	IO_L3P_T0_DQS_AD1P_15_AR38	IO_L3N_T0_DQS_AD1N_15_AR39	IO_L4P_T0_15_AN40	IO_L4N_T0_15_AN41	IO_L5P_T0_AD9P_15_AR37	IO_L5N_T0_AD9N_15_AT37	IO_L6P_T0_15_AM39	IO_L6N_T0_VREF_15_AN39	IO_L7P_T1_AD2P_15_AP40	IO_L7N_T1_AD2N_15_AR40	IO_L8P_T1_AD10P_15_AP41	IO_L8N_T1_AD10N_15_AP42	IO_L9P_T1_DQS_AD3P_15_AT39	IO_L9N_T1_DQS_AD3N_15_AT40	IO_L10P_T1_AD11P_15_AR42	IO_L10N_T1_AD11N_15_AT42	IO_L11P_T1_SRCC_15_AU39	IO_L11N_T1_SRCC_15_AV39	IO_L12P_T1_MRCC_15_AU38	IO_L12N_T1_MRCC_15_AV38	IO_L13P_T2_MRCC_15_AV40	IO_L13N_T2_MRCC_15_AW40	IO_L14P_T2_SRCC_15_AY39	IO_L14N_T2_SRCC_15_AY40	IO_L15P_T2_DQS_15_AW37	IO_L15N_T2_DQS_ADV_B_15_AY37	IO_L16P_T2_A28_15_BA37	IO_L16N_T2_A27_15_BB37	IO_L17P_T2_A26_15_AW38	IO_L17N_T2_A25_15_AY38	IO_L18P_T2_A24_15_BB38	IO_L18N_T2_A23_15_BB39	IO_L19P_T3_A22_15_BA39	IO_L19N_T3_A21_VREF_15_BA40	IO_L20P_T3_A20_15_AT41	IO_L20N_T3_A19_15_AU42	IO_L21P_T3_DQS_15_AY42	IO_L21N_T3_DQS_A18_15_BA42	IO_L22P_T3_A17_15_AU41	IO_L22N_T3_A16_15_AV41	IO_L23P_T3_FOE_B_15_BA41	IO_L23N_T3_FWE_B_15_BB41	IO_L24P_T3_RS1_15_AW41	IO_L24N_T3_RS0_15_AW42	IO_25_VRP_15_AU37
IO_0_VRN_15_AM38	IO_L1P_T0_AD0P_15_AN38	IO_L1N_T0_AD0N_15_AP38	IO_L2P_T0_AD8P_15_AM41	IO_L2N_T0_AD8N_15_AM42	IO_L3P_T0_DQS_AD1P_15_AR38	IO_L3N_T0_DQS_AD1N_15_AR39	IO_L4P_T0_15_AN40	IO_L4N_T0_15_AN41	IO_L5P_T0_AD9P_15_AR37	IO_L5N_T0_AD9N_15_AT37	IO_L6P_T0_15_AM39	IO_L6N_T0_VREF_15_AN39	IO_L7P_T1_AD2P_15_AP40	IO_L7N_T1_AD2N_15_AR40	IO_L8P_T1_AD10P_15_AP41	IO_L8N_T1_AD10N_15_AP42	IO_L9P_T1_DQS_AD3P_15_AT39	IO_L9N_T1_DQS_AD3N_15_AT40	IO_L10P_T1_AD11P_15_AR42	IO_L10N_T1_AD11N_15_AT42	IO_L11P_T1_SRCC_15_AU39	IO_L11N_T1_SRCC_15_AV39	IO_L12P_T1_MRCC_15_AU38	IO_L12N_T1_MRCC_15_AV38	IO_L13P_T2_MRCC_15_AV40	IO_L13N_T2_MRCC_15_AW40	IO_L14P_T2_SRCC_15_AY39	IO_L14N_T2_SRCC_15_AY40	IO_L15P_T2_DQS_15_AW37	IO_L15N_T2_DQS_ADV_B_15_AY37	IO_L16P_T2_A28_15_BA37	IO_L16N_T2_A27_15_BB37	IO_L17P_T2_A26_15_AW38	IO_L17N_T2_A25_15_AY38	IO_L18P_T2_A24_15_BB38	IO_L18N_T2_A23_15_BB39	IO_L19P_T3_A22_15_BA39	IO_L19N_T3_A21_VREF_15_BA40	IO_L20P_T3_A20_15_AT41	IO_L20N_T3_A19_15_AU42	IO_L21P_T3_DQS_15_AY42	IO_L21N_T3_DQS_A18_15_BA42	IO_L22P_T3_A17_15_AU41	IO_L22N_T3_A16_15_AV41	IO_L23P_T3_FOE_B_15_BA41	IO_L23N_T3_FWE_B_15_BB41	IO_L24P_T3_RS1_15_AW41	IO_L24N_T3_RS0_15_AW42	IO_25_VRP_15_AU37

AM38	VRN 15	4
AN38	XADC VAUX0P R	40
AP38	XADC VAUX0N R	40
AM41	XADC VAUX8P R	40
AM42	XADC VAUX8N R	40
AR38	LCD DB5 LS	39
AR39	LCD DB6 LS	39
AN40	LCD DB7 LS	39
AN41	LCD RS LS	39
AR37	GPIO LED 2 LS	39
AT37	GPIO LED 3 LS	39
AM39	GPIO LED 0 LS	39
AN39	GPIO LED 1 LS	39
AP40	GPIO SW S	38
AR40	GPIO SW N	38
AP41	GPIO LED 5 LS	39
AP42	GPIO LED 6 LS	39
AT39	NC	
AT40	LCD E LS	39
AR42	LCD RW LS	39
AT42	LCD DB4 LS	39
AU39	GPIO LED 7 LS	39
AV39	GPIO SW C	38
AU38	GPIO SW E	38
AV38	PMBUS ALERT LS	45
AV40	CPU RESET	38
AW40	GPIO SW W	38
AY39	PMBUS DATA LS	45
AY40	NC	
AW37	PMBUS_CLK LS	45
AY37	FLASH ADV B	35
BA37	SM FAN PWM	45
BB37	SM FAN TACH	45
AW38	NC	
AY38	NC	
BB38	SFF LOS LS	39
BB39	FLASH A23	35
BA39	FLASH A22	35
BA40	FLASH A21	35
AT41	FLASH A20	35
AU42	FLASH A19	35
AY42	IIC MUX RESET_B LS	39
BA42	FLASH A18	35
AU41	FLASH A17	35
AV41	FLASH A16	35
BA41	FLASH OE B	35
BB41	FLASH FWE B	35
AW41	FLASH A25	35, 36
AW42	FLASH A24	35, 36
AU37	VRP 15	4

U1

SOC_IRONWOOD_FHG1761

VCC1V8_FPGA



FPGA Banks 14, 15



Title: FPGA Banks 14, 15 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 4 of 57	Drawn By BF	

SOC_IRONWOOD_FHG1761

BANK 16
XC7V2000TFHG1761

IO_0_VRN_16_Y34	Y34	NC		
IO_L1P_T0_16_AF35	AF35	FMC2_HPC_HA14_P		28
IO_L1N_T0_16_AF36	AF36	FMC2_HPC_HA14_N		28
IO_L2P_T0_16_AE37	AE37	FMC2_HPC_HA15_P		27
IO_L2N_T0_16_AF37	AF37	FMC2_HPC_HA15_N		27
IO_L3P_T0_DQS_16_AF34	AF34	FMC2_HPC_HA12_P		27
IO_L3N_T0_DQS_16_AG34	AG34	FMC2_HPC_HA12_N		27
IO_L4P_T0_16_AD36	AD36	FMC2_HPC_HA20_P		27
IO_L4N_T0_16_AD37	AD37	FMC2_HPC_HA20_N		27
IO_L5P_T0_16_AC35	AC35	FMC2_HPC_HA19_P		27
IO_L5N_T0_16_AC36	AC36	FMC2_HPC_HA19_N		27
IO_L6P_T0_16_AG36	AG36	FMC2_HPC_HA16_P		27
IO_L6N_T0_VREF_16_AH36	AH36	FMC2_HPC_HA16_N		27
IO_L7P_T1_16_Y37	Y37	FMC2_HPC_HA23_P		28
IO_L7N_T1_16_AA37	AA37	FMC2_HPC_HA23_N		28
IO_L8P_T1_16_Y35	Y35	FMC2_HPC_HA22_P		28
IO_L8N_T1_16_AA36	AA36	FMC2_HPC_HA22_N		28
IO_L9P_T1_DQS_16_AB36	AB36	FMC2_HPC_HA18_P		28
IO_L9N_T1_DQS_16_AB37	AB37	FMC2_HPC_HA18_N		28
IO_L10P_T1_16_AA34	AA34	FMC2_HPC_HA21_P		28
IO_L10N_T1_16_AA35	AA35	FMC2_HPC_HA21_N		28
IO_L11P_T1_SRCC_16_AB31	AB31	FMC2_HPC_HA06_P		28
IO_L11N_T1_SRCC_16_AB32	AB32	FMC2_HPC_HA06_N		28
IO_L12P_T1_MRCC_16_AB33	AB33	FMC2_HPC_HA00_CC_P		27
IO_L12N_T1_MRCC_16_AC33	AC33	FMC2_HPC_HA00_CC_N		27
IO_L13P_T2_MRCC_16_AD32	AD32	FMC2_HPC_HA01_CC_P		27
IO_L13N_T2_MRCC_16_AD33	AD33	FMC2_HPC_HA01_CC_N		27
IO_L14P_T2_SRCC_16_AC34	AC34	FMC2_HPC_HA17_CC_P		28
IO_L14N_T2_SRCC_16_AD35	AD35	FMC2_HPC_HA17_CC_N		28
IO_L15P_T2_DQS_16_AE32	AE32	FMC2_HPC_HA13_P		27
IO_L15N_T2_DQS_16_AE33	AE33	FMC2_HPC_HA13_N		27
IO_L16P_T2_16_AF31	AF31	FMC2_HPC_HA10_P		28
IO_L16N_T2_16_AF32	AF32	FMC2_HPC_HA10_N		28
IO_L17P_T2_16_AE34	AE34	FMC2_HPC_HA11_P		28
IO_L17N_T2_16_AE35	AE35	FMC2_HPC_HA11_N		28
IO_L18P_T2_16_AE29	AE29	FMC2_HPC_HA09_P		27
IO_L18N_T2_16_AE30	AE30	FMC2_HPC_HA09_N		27
IO_L19P_T3_16_Y32	Y32	FMC2_HPC_HA05_P		27
IO_L19N_T3_VREF_16_Y33	Y33	FMC2_HPC_HA05_N		27
IO_L20P_T3_16_AC31	AC31	FMC2_HPC_HA07_P		28
IO_L20N_T3_16_AD31	AD31	FMC2_HPC_HA07_N		28
IO_L21P_T3_DQS_16_AA31	AA31	FMC2_HPC_HA08_P		27
IO_L21N_T3_DQS_16_AA32	AA32	FMC2_HPC_HA08_N		27
IO_L22P_T3_16_AC30	AC30	FMC2_HPC_HA02_P		28
IO_L22N_T3_16_AD30	AD30	FMC2_HPC_HA02_N		28
IO_L23P_T3_16_AA29	AA29	FMC2_HPC_HA03_P		28
IO_L23N_T3_16_AA30	AA30	FMC2_HPC_HA03_N		28
IO_L24P_T3_16_AB29	AB29	FMC2_HPC_HA04_P		27
IO_L24N_T3_16_AC29	AC29	FMC2_HPC_HA04_N		27
IO_25_VRP_16_AB34	AB34	NC		

VADJ_FPGA

AA33	VCCO_16_AA33
AB30	VCCO_16_AB30
AD34	VCCO_16_AD34
AE31	VCCO_16_AE31
AG35	VCCO_16_AG35
Y36	VCCO_16_Y36

U1

SOC_IRONWOOD_FHG1761

SOC_IRONWOOD_FHG1761

BANK 17
XC7V2000TFHG1761

IO_0_VRN_17_Y38	Y38	NC		
IO_L1P_T0_17_AB41	AB41	FMC2_HPC_LA10_P		26
IO_L1N_T0_17_AB42	AB42	FMC2_HPC_LA10_N		26
IO_L2P_T0_17_W40	W40	FMC2_HPC_LA13_P		26
IO_L2N_T0_17_Y40	Y40	FMC2_HPC_LA13_N		26
IO_L3P_T0_DQS_17_Y39	Y39	FMC2_HPC_LA12_P		27
IO_L3N_T0_DQS_17_AA39	AA39	FMC2_HPC_LA12_N		27
IO_L4P_T0_17_Y42	Y42	FMC2_HPC_LA11_P		28
IO_L4N_T0_17_AA42	AA42	FMC2_HPC_LA11_N		28
IO_L5P_T0_17_AB38	AB38	FMC2_HPC_LA14_P		26
IO_L5N_T0_17_AB39	AB39	FMC2_HPC_LA14_N		26
IO_L6P_T0_17_AA40	AA40	NC		
IO_L6N_T0_VREF_17_AA41	AA41	NC		
IO_L7P_T1_17_AC38	AC38	FMC2_HPC_LA15_P		28
IO_L7N_T1_17_AC39	AC39	FMC2_HPC_LA15_N		28
IO_L8P_T1_17_AD42	AD42	FMC2_HPC_LA08_P		27
IO_L8N_T1_17_AE42	AE42	FMC2_HPC_LA08_N		27
IO_L9P_T1_DQS_17_AD38	AD38	FMC2_HPC_LA06_P		26
IO_L9N_T1_DQS_17_AE38	AE38	FMC2_HPC_LA06_N		26
IO_L10P_T1_17_AC40	AC40	FMC2_HPC_LA07_P		28
IO_L10N_T1_17_AC41	AC41	FMC2_HPC_LA07_N		28
IO_L11P_T1_SRCC_17_AE39	AE39	NC		
IO_L11N_T1_SRCC_17_AE40	AE40	NC		
IO_L12P_T1_MRCC_17_AD40	AD40	FMC2_HPC_LA00_CC_P		27
IO_L12N_T1_MRCC_17_AD41	AD41	FMC2_HPC_LA00_CC_N		27
IO_L13P_T2_MRCC_17_AF39	AF39	FMC2_HPC_CLK0_M2C_P		28
IO_L13N_T2_MRCC_17_AF40	AF40	FMC2_HPC_CLK0_M2C_N		28
IO_L14P_T2_SRCC_17_AF41	AF41	FMC2_HPC_LA01_CC_P		26
IO_L14N_T2_SRCC_17_AG41	AG41	FMC2_HPC_LA01_CC_N		26
IO_L15P_T2_DQS_17_AG39	AG39	NC		
IO_L15N_T2_DQS_17_AH39	AH39	NC		
IO_L16P_T2_17_AF42	AF42	FMC2_HPC_LA05_P		26
IO_L16N_T2_17_AG42	AG42	FMC2_HPC_LA05_N		26
IO_L17P_T2_17_AG38	AG38	NC		
IO_L17N_T2_17_AH38	AH38	NC		
IO_L18P_T2_17_AJ38	AJ38	FMC2_HPC_LA09_P		26
IO_L18N_T2_17_AK38	AK38	FMC2_HPC_LA09_N		26
IO_L19P_T3_17_AK40	AK40	NC		
IO_L19N_T3_VREF_17_AL40	AL40	NC		
IO_L20P_T3_17_AH40	AH40	NC		
IO_L20N_T3_17_AH41	AH41	NC		
IO_L21P_T3_DQS_17_AL41	AL41	FMC2_HPC_LA04_P		28
IO_L21N_T3_DQS_17_AL42	AL42	FMC2_HPC_LA04_N		28
IO_L22P_T3_17_AJ40	AJ40	FMC2_HPC_LA16_P		27
IO_L22N_T3_17_AJ41	AJ41	FMC2_HPC_LA16_N		27
IO_L23P_T3_17_AK39	AK39	FMC2_HPC_LA02_P		28
IO_L23N_T3_17_AL39	AL39	FMC2_HPC_LA02_N		28
IO_L24P_T3_17_AJ42	AJ42	FMC2_HPC_LA03_P		27
IO_L24N_T3_17_AK42	AK42	FMC2_HPC_LA03_N		27
IO_25_VRP_17_AG37	AG37	NC		

VADJ_FPGA

AB40	VCCO_17_AB40
AC37	VCCO_17_AC37
AE41	VCCO_17_AE41
AF38	VCCO_17_AF38
AH42	VCCO_17_AH42
AJ39	VCCO_17_AJ39

U1

SOC_IRONWOOD_FHG1761

FPGA Banks 16, 17



Title: FPGA Banks 16, 17 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418	
Date:	2-3-2012_10:13	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	5 of 57	Drawn By	BF

SOC_IRONWOOD_FHG1761

BANK 18
XC7V2000TFHG1761

IO_0_VRN_18_N35	N35	NC		
IO_L1P_T0_18_T34	T34	NC		
IO_L1N_T0_18_R35	R35	NC		
IO_L2P_T0_18_N33	N33	FMC2	HPC LA26 P	26
IO_L2N_T0_18_N34	N34	FMC2	HPC LA26 N	26
IO_L3P_T0_DQS_18_R33	R33	FMC2	HPC LA25 P	27
IO_L3N_T0_DQS_18_R34	R34	FMC2	HPC LA25 N	27
IO_L4P_T0_18_P35	P35	FMC2	HPC LA21 P	28
IO_L4N_T0_18_P36	P36	FMC2	HPC LA21 N	28
IO_L5P_T0_18_T32	T32	FMC2	HPC LA30 P	28
IO_L5N_T0_18_R32	R32	FMC2	HPC LA30 N	28
IO_L6P_T0_18_P32	P32	FMC2	HPC LA27 P	26
IO_L6N_T0_VREF_18_P33	P33	FMC2	HPC LA27 N	26
IO_L7P_T1_18_T36	T36	FMC2	HPC LA33 P	27
IO_L7N_T1_18_R37	R37	FMC2	HPC LA33 N	27
IO_L8P_T1_18_P37	P37	FMC2	HPC LA32 P	28
IO_L8N_T1_18_P38	P38	FMC2	HPC LA32 N	28
IO_L9P_T1_DQS_18_U34	U34	FMC2	HPC LA24 P	28
IO_L9N_T1_DQS_18_T35	T35	FMC2	HPC LA24 N	28
IO_L10P_T1_18_R38	R38	FMC2	HPC LA23 P	26
IO_L10N_T1_18_R39	R39	FMC2	HPC LA23 N	26
IO_L11P_T1_SRCC_18_U37	U37	FMC2	HPC LA17 CC P	26
IO_L11N_T1_SRCC_18_U38	U38	FMC2	HPC LA17 CC N	26
IO_L12P_T1_MRCC_18_U39	U39	FMC2	HPC CLK1 M2C P	27
IO_L12N_T1_MRCC_18_T39	T39	FMC2	HPC CLK1 M2C N	27
IO_L13P_T2_MRCC_18_U36	U36	FMC2	HPC LA18 CC P	26
IO_L13N_T2_MRCC_18_T37	T37	FMC2	HPC LA18 CC N	26
IO_L14P_T2_SRCC_18_V35	V35	FMC2	HPC LA28 P	28
IO_L14N_T2_SRCC_18_V36	V36	FMC2	HPC LA28 N	28
IO_L15P_T2_DQS_18_V33	V33	FMC2	HPC LA20 P	27
IO_L15N_T2_DQS_18_V34	V34	FMC2	HPC LA20 N	27
IO_L16P_T2_18_W36	W36	FMC2	HPC LA29 P	27
IO_L16N_T2_18_W37	W37	FMC2	HPC LA29 N	27
IO_L17P_T2_18_U32	U32	FMC2	HPC LA19 P	28
IO_L17N_T2_18_U33	U33	FMC2	HPC LA19 N	28
IO_L18P_T2_18_W32	W32	FMC2	HPC LA22 P	27
IO_L18N_T2_18_W33	W33	FMC2	HPC LA22 N	27
IO_L19P_T3_18_V39	V39	FMC2	HPC LA31 P	27
IO_L19N_T3_VREF_18_V40	V40	FMC2	HPC LA31 N	27
IO_L20P_T3_18_T40	T40	NC		
IO_L20N_T3_18_T41	T41	NC		
IO_L21P_T3_DQS_18_W41	W41	NC		
IO_L21N_T3_DQS_18_W42	W42	NC		
IO_L22P_T3_18_U41	U41	NC		
IO_L22N_T3_18_T42	T42	NC		
IO_L23P_T3_18_W38	W38	NC		
IO_L23N_T3_18_V38	V38	NC		
IO_L24P_T3_18_V41	V41	NC		
IO_L24N_T3_18_U42	U42	NC		
IO_25_VRP_18_W35	W35	NC		

VADJ_FPGA

P34	VCCO_18_P34
T38	VCCO_18_T38
U35	VCCO_18_U35
V32	VCCO_18_V32
V42	VCCO_18_V42
W39	VCCO_18_W39

U1

SOC_IRONWOOD_FHG1761

SOC_IRONWOOD_FHG1761

BANK 19
XC7V2000TFHG1761

IO_0_VRN_19_L36	L36	VRN_19		6
IO_L1P_T0_19_E40	E40	NC		
IO_L1N_T0_19_D40	D40	NC		
IO_L2P_T0_19_A40	A40	NC		
IO_L2N_T0_19_A41	A41	NC		
IO_L3P_T0_DQS_19_D41	D41	NC		
IO_L3N_T0_DQS_19_D42	D42	NC		
IO_L4P_T0_19_B41	B41	NC		
IO_L4N_T0_19_B42	B42	NC		
IO_L5P_T0_19_F42	F42	NC		
IO_L5N_T0_19_E42	E42	NC		
IO_L6P_T0_19_C40	C40	NC		
IO_L6N_T0_VREF_19_C41	C41	NC		
IO_L7P_T1_19_H40	H40	FMC1	HPC LA04 P	24
IO_L7N_T1_19_H41	H41	FMC1	HPC LA04 N	24
IO_L8P_T1_19_H39	H39	FMC1	HPC LA13 P	22
IO_L8N_T1_19_G39	G39	FMC1	HPC LA13 N	22
IO_L9P_T1_DQS_19_G41	G41	FMC1	HPC LA07 P	24
IO_L9N_T1_DQS_19_G42	G42	FMC1	HPC LA07 N	24
IO_L10P_T1_19_F40	F40	FMC1	HPC LA11 P	24
IO_L10N_T1_19_F41	F41	FMC1	HPC LA11 N	24
IO_L11P_T1_SRCC_19_J40	J40	FMC1	HPC LA01 CC P	22
IO_L11N_T1_SRCC_19_J41	J41	FMC1	HPC LA01 CC N	22
IO_L12P_T1_MRCC_19_K39	K39	FMC1	HPC LA00 CC P	23
IO_L12N_T1_MRCC_19_K40	K40	FMC1	HPC LA00 CC N	23
IO_L13P_T2_MRCC_19_L39	L39	FMC1	HPC CLK0 M2C P	24
IO_L13N_T2_MRCC_19_L40	L40	FMC1	HPC CLK0 M2C N	24
IO_L14P_T2_SRCC_19_M41	M41	FMC1	HPC LA05 P	22
IO_L14N_T2_SRCC_19_L41	L41	FMC1	HPC LA05 N	22
IO_L15P_T2_DQS_19_K42	K42	FMC1	HPC LA06 P	22
IO_L15N_T2_DQS_19_J42	J42	FMC1	HPC LA06 N	22
IO_L16P_T2_19_M42	M42	FMC1	HPC LA03 P	23
IO_L16N_T2_19_L42	L42	FMC1	HPC LA03 N	23
IO_L17P_T2_19_K37	K37	FMC1	HPC LA16 P	23
IO_L17N_T2_19_K38	K38	FMC1	HPC LA16 N	23
IO_L18P_T2_19_M36	M36	FMC1	HPC LA15 P	24
IO_L18N_T2_19_L37	L37	FMC1	HPC LA15 N	24
IO_L19P_T3_19_P41	P41	FMC1	HPC LA02 P	24
IO_L19N_T3_VREF_19_N41	N41	FMC1	HPC LA02 N	24
IO_L20P_T3_19_M37	M37	FMC1	HPC LA08 P	23
IO_L20N_T3_19_M38	M38	FMC1	HPC LA08 N	23
IO_L21P_T3_DQS_19_R42	R42	FMC1	HPC LA09 P	22
IO_L21N_T3_DQS_19_P42	P42	FMC1	HPC LA09 N	22
IO_L22P_T3_19_N38	N38	FMC1	HPC LA10 P	22
IO_L22N_T3_19_M39	M39	FMC1	HPC LA10 N	22
IO_L23P_T3_19_R40	R40	FMC1	HPC LA12 P	23
IO_L23N_T3_19_P40	P40	FMC1	HPC LA12 N	23
IO_L24P_T3_19_N39	N39	FMC1	HPC LA14 P	22
IO_L24N_T3_19_N40	N40	FMC1	HPC LA14 N	22
IO_25_VRP_19_N36	N36	VRP_19		6


VADJ_FPGA

B40	VCCO_19_B40
E41	VCCO_19_E41
H42	VCCO_19_H42
J39	VCCO_19_J39
M40	VCCO_19_M40
N37	VCCO_19_N37
R41	VCCO_19_R41

U1


SOC_IRONWOOD_FHG1761

VCC1V8_FPGA



6 VRN_19

6 VRP_19



GND

FPGA Banks 18, 19



Title: FPGA Banks 18, 19 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 6 of 57	Drawn By BF	

SOC_IRONWOOD_FHG1761

BANK 33
XC7V2000TFHG1761

IO_0_VRN_33	AL24	VRN_33	7
IO_L1P_T0_33	AJ23	HDMI_R_D11	43
IO_L1N_T0_33	AK23	HDMI_R_D10	43
IO_L2P_T0_33	AK20	HDMI_R_D9	43
IO_L2N_T0_33	AL20	HDMI_R_D8	43
IO_L3P_T0_DQS_33	AJ22	HDMI_R_D7	43
IO_L3N_T0_DQS_33	AK22	HDMI_R_D6	43
IO_L4P_T0_33	AL21	HDMI_R_D5	43
IO_L4N_T0_33	AM21	HDMI_R_D4	43
IO_L5P_T0_33	AJ21	HDMI_R_D3	43
IO_L5N_T0_33	AJ20	HDMI_R_D2	43
IO_L6P_T0_33	AL22	HDMI_R_D1	43
IO_L6N_T0_VREF_33	AM22	HDMI_R_D0	43
IO_L7P_T1_33	AM24	HDMI_INT	42
IO_L7N_T1_33	AN24	HDMI_R_D17	43
IO_L8P_T1_33	AM23	HDMI_R_D16	43
IO_L8N_T1_33	AN23	HDMI_R_D15	43
IO_L9P_T1_DQS_33	AP23	HDMI_R_D14	43
IO_L9N_T1_DQS_33	AP22	HDMI_R_D13	43
IO_L10P_T1_33	AN21	HDMI_R_D12	43
IO_L10N_T1_33	AP21	HDMI_R_DE	43
IO_L11P_T1_SRCC_33	AR23	HDMI_R_SPDIF	43
IO_L11N_T1_SRCC_33	AR22	HDMI_SPDIF_OUT_LS	39
IO_L12P_T1_MRCC_33	AT22	HDMI_R_VSYNC	43
IO_L12N_T1_MRCC_33	AU22	HDMI_R_HSYNC	43
IO_L13P_T2_MRCC_33	AU23	HDMI_R_CLK	43
IO_L13N_T2_MRCC_33	AV23	HDMI_R_D35	43
IO_L14P_T2_SRCC_33	AW23	HDMI_R_D34	43
IO_L14N_T2_SRCC_33	AW22	HDMI_R_D33	43
IO_L15P_T2_DQS_33	AT21	HDMI_R_D32	43
IO_L15N_T2_DQS_33	AU21	HDMI_R_D31	43
IO_L16P_T2_33	AR24	HDMI_R_D30	43
IO_L16N_T2_33	AT24	HDMI_R_D29	43
IO_L17P_T2_33	AV21	HDMI_R_D28	43
IO_L17N_T2_33	AW21	HDMI_R_D27	43
IO_L18P_T2_33	AU24	HDMI_R_D26	43
IO_L18N_T2_33	AV24	HDMI_R_D25	43
IO_L19P_T3_33	AY23	HDMI_R_D24	43
IO_L19N_T3_VREF_33	AY22	HDMI_R_D23	43
IO_L20P_T3_33	AY25	HDMI_R_D22	43
IO_L20N_T3_33	BA25	HDMI_R_D21	43
IO_L21P_T3_DQS_33	BA22	HDMI_R_D20	43
IO_L21N_T3_DQS_33	BB22	HDMI_R_D19	43
IO_L22P_T3_33	AY24	HDMI_R_D18	43
IO_L22N_T3_33	BA24	NC	
IO_L23P_T3_33	BA21	XADC_GPIO_0	40
IO_L23N_T3_33	BB21	XADC_GPIO_1	40
IO_L24P_T3_33	BB24	XADC_GPIO_2	40
IO_L24N_T3_33	BB23	XADC_GPIO_3	40
IO_25_VRP_33	AN20	VRP_33	7


VCC1V8_FPGA

AL23	VCCO_33_AL23
AM20	VCCO_33_AM20
AP24	VCCO_33_AP24
AR21	VCCO_33_AR21
AV22	VCCO_33_AV22
BA23	VCCO_33_BA23

U1


SOC_IRONWOOD_FHG1761

VCC1V8_FPGA



VRN_33

VRP_33



GND

FPGA Bank 33



Title: FPGA Bank 33 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 7 of 57	Drawn By BF	

SOC_IRONWOOD_FHG1761


BANK 34
XC7V2000TFHG1761

IO_0_VRN_34_R29	R29	VRN_34	8
IO_L1P_T0_34_K35	K35	NC	
IO_L1N_T0_34_J35	J35	NC	
IO_L2P_T0_34_J32	J32	NC	
IO_L2N_T0_34_J33	J33	NC	
IO_L3P_T0_DQS_34_K33	K33	NC	
IO_L3N_T0_DQS_34_K34	K34	NC	
IO_L4P_T0_34_L34	L34	NC	
IO_L4N_T0_34_L35	L35	NC	
IO_L5P_T0_34_M33	M33	NC	
IO_L5N_T0_34_M34	M34	NC	
IO_L6P_T0_34_H34	H34	NC	
IO_L6N_T0_VREF_34_H35	H35	NC	
IO_L7P_T1_34_K29	K29	FMC1_HPC_LA25_P	23
IO_L7N_T1_34_K30	K30	FMC1_HPC_LA25_N	23
IO_L8P_T1_34_J30	J30	FMC1_HPC_LA26_P	22
IO_L8N_T1_34_H30	H30	FMC1_HPC_LA26_N	22
IO_L9P_T1_DQS_34_L29	L29	FMC1_HPC_LA28_P	24
IO_L9N_T1_DQS_34_L30	L30	FMC1_HPC_LA28_N	24
IO_L10P_T1_34_J31	J31	FMC1_HPC_LA27_P	22
IO_L10N_T1_34_H31	H31	FMC1_HPC_LA27_N	22
IO_L11P_T1_SRCC_34_M32	M32	FMC1_HPC_LA18_CC_P	22
IO_L11N_T1_SRCC_34_L32	L32	FMC1_HPC_LA18_CC_N	22
IO_L12P_T1_MRCC_34_L31	L31	FMC1_HPC_LA17_CC_P	22
IO_L12N_T1_MRCC_34_K32	K32	FMC1_HPC_LA17_CC_N	22
IO_L13P_T2_MRCC_34_N30	N30	FMC1_HPC_CLK1_M2C_P	23
IO_L13N_T2_MRCC_34_M31	M31	FMC1_HPC_CLK1_M2C_N	23
IO_L14P_T2_SRCC_34_P30	P30	FMC1_HPC_LA23_P	22
IO_L14N_T2_SRCC_34_N31	N31	FMC1_HPC_LA23_N	22
IO_L15P_T2_DQS_34_M28	M28	FMC1_HPC_LA31_P	23
IO_L15N_T2_DQS_34_M29	M29	FMC1_HPC_LA31_N	23
IO_L16P_T2_34_R28	R28	FMC1_HPC_LA22_P	23
IO_L16N_T2_34_P28	P28	FMC1_HPC_LA22_N	23
IO_L17P_T2_34_N28	N28	FMC1_HPC_LA21_P	24
IO_L17N_T2_34_N29	N29	FMC1_HPC_LA21_N	24
IO_L18P_T2_34_R30	R30	FMC1_HPC_LA24_P	24
IO_L18N_T2_34_P31	P31	FMC1_HPC_LA24_N	24
IO_L19P_T3_34_U31	U31	FMC1_HPC_LA33_P	23
IO_L19N_T3_VREF_34_T31	T31	FMC1_HPC_LA33_N	23
IO_L20P_T3_34_V30	V30	FMC1_HPC_LA30_P	24
IO_L20N_T3_34_V31	V31	FMC1_HPC_LA30_N	24
IO_L21P_T3_DQS_34_T29	T29	FMC1_HPC_LA29_P	23
IO_L21N_T3_DQS_34_T30	T30	FMC1_HPC_LA29_N	23
IO_L22P_T3_34_W30	W30	FMC1_HPC_LA19_P	24
IO_L22N_T3_34_W31	W31	FMC1_HPC_LA19_N	24
IO_L23P_T3_34_V29	V29	FMC1_HPC_LA32_P	24
IO_L23N_T3_34_U29	U29	FMC1_HPC_LA32_N	24
IO_L24P_T3_34_Y29	Y29	FMC1_HPC_LA20_P	23
IO_L24N_T3_34_Y30	Y30	FMC1_HPC_LA20_N	23
IO_25_VRP_34_U28	U28	VRP_34	8

VCCO_34_H32	H32
VCCO_34_L33	L33
VCCO_34_M30	M30
VCCO_34_R31	R31
VCCO_34_T28	T28
VCCO_34_W29	W29

U1

SOC_IRONWOOD_FHG1761



SOC_IRONWOOD_FHG1761

BANK 35
XC7V2000TFHG1761

IO_0_VRN_35_G31	G31	NC	23
IO_L1P_T0_35_B36	B36	FMC1_HPC_HA13_P	23
IO_L1N_T0_35_A37	A37	FMC1_HPC_HA13_N	23
IO_L2P_T0_AD4P_35_B34	B34	FMC1_HPC_HA20_P	23
IO_L2N_T0_AD4N_35_A34	A34	FMC1_HPC_HA20_N	23
IO_L3P_T0_DQS_AD12P_35_B39	B39	FMC1_HPC_HA16_P	23
IO_L3N_T0_DQS_AD12N_35_A39	A39	FMC1_HPC_HA16_N	23
IO_L4P_T0_AD5P_35_A35	A35	FMC1_HPC_HA23_P	24
IO_L4N_T0_AD5N_35_A36	A36	FMC1_HPC_HA23_N	24
IO_L5P_T0_AD13P_35_C38	C38	FMC1_HPC_HA07_P	24
IO_L5N_T0_AD13N_35_C39	C39	FMC1_HPC_HA07_N	24
IO_L6P_T0_35_B37	B37	FMC1_HPC_HA12_P	23
IO_L6N_T0_VREF_35_B38	B38	FMC1_HPC_HA12_N	23
IO_L7P_T1_AD6P_35_E32	E32	FMC1_HPC_HA09_P	23
IO_L7N_T1_AD6N_35_D32	D32	FMC1_HPC_HA09_N	23
IO_L8P_T1_AD14P_35_B32	B32	FMC1_HPC_HA19_P	23
IO_L8N_T1_AD14N_35_B33	B33	FMC1_HPC_HA19_N	23
IO_L9P_T1_DQS_AD7P_35_E33	E33	FMC1_HPC_HA02_P	24
IO_L9N_T1_DQS_AD7N_35_D33	D33	FMC1_HPC_HA02_N	24
IO_L10P_T1_AD15P_35_C33	C33	FMC1_HPC_HA15_P	23
IO_L10N_T1_AD15N_35_C34	C34	FMC1_HPC_HA15_N	23
IO_L11P_T1_SRCC_35_D35	D35	FMC1_HPC_HA01_CC_P	23
IO_L11N_T1_SRCC_35_D36	D36	FMC1_HPC_HA01_CC_N	23
IO_L12P_T1_MRCC_35_C35	C35	FMC1_HPC_HA17_CC_P	24
IO_L12N_T1_MRCC_35_C36	C36	FMC1_HPC_HA17_CC_N	24
IO_L13P_T2_MRCC_35_E34	E34	FMC1_HPC_HA00_CC_P	23
IO_L13N_T2_MRCC_35_E35	E35	FMC1_HPC_HA00_CC_N	23
IO_L14P_T2_SRCC_35_D37	D37	FMC1_HPC_HA21_P	24
IO_L14N_T2_SRCC_35_D38	D38	FMC1_HPC_HA21_N	24
IO_L15P_T2_DQS_35_G32	G32	FMC1_HPC_HA05_P	23
IO_L15N_T2_DQS_35_F32	F32	FMC1_HPC_HA05_N	23
IO_L16P_T2_35_F36	F36	FMC1_HPC_HA22_P	24
IO_L16N_T2_35_F37	F37	FMC1_HPC_HA22_N	24
IO_L17P_T2_35_F34	F34	FMC1_HPC_HA04_P	23
IO_L17N_T2_35_F35	F35	FMC1_HPC_HA04_N	23
IO_L18P_T2_35_H33	H33	FMC1_HPC_HA03_P	24
IO_L18N_T2_35_G33	G33	FMC1_HPC_HA03_N	24
IO_L19P_T3_35_E37	E37	FMC1_HPC_HA14_P	24
IO_L19N_T3_VREF_35_E38	E38	FMC1_HPC_HA14_N	24
IO_L20P_T3_35_G36	G36	FMC1_HPC_HA06_P	24
IO_L20N_T3_35_G37	G37	FMC1_HPC_HA06_N	24
IO_L21P_T3_DQS_35_F39	F39	FMC1_HPC_HA18_P	24
IO_L21N_T3_DQS_35_E39	E39	FMC1_HPC_HA18_N	24
IO_L22P_T3_35_J37	J37	FMC1_HPC_HA11_P	24
IO_L22N_T3_35_J38	J38	FMC1_HPC_HA11_N	24
IO_L23P_T3_35_H38	H38	FMC1_HPC_HA10_P	24
IO_L23N_T3_35_G38	G38	FMC1_HPC_HA10_N	24
IO_L24P_T3_35_J36	J36	FMC1_HPC_HA08_P	23
IO_L24N_T3_35_H36	H36	FMC1_HPC_HA08_N	23
IO_25_VRP_35_G34	G34	NC	

VCCO_35_A33	A33
VCCO_35_C37	C37
VCCO_35_D34	D34
VCCO_35_E31	E31
VCCO_35_F38	F38
VCCO_35_G35	G35
VCCO_35_K36	K36

U1

SOC_IRONWOOD_FHG1761

FPGA Banks 34, 35



Title: FPGA Banks 34, 35 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 8 of 57	Drawn By BF	

SOC_IRONWOOD_FHG1761

BANK 36
XC7V2000TFHG1761

IO_0_VRN_36_M23	M23	NC		
IO_L1P_T0_36_H24	H24	FMC1_HPC_HB04_P		23
IO_L1N_T0_36_G24	G24	FMC1_HPC_HB04_N		23
IO_L2P_T0_36_J21	J21	FMC1_HPC_HB14_P		24
IO_L2N_T0_36_H21	H21	FMC1_HPC_HB14_N		24
IO_L3P_T0_DQS_36_H25	H25	FMC1_HPC_HB08_P		23
IO_L3N_T0_DQS_36_H26	H26	FMC1_HPC_HB08_N		23
IO_L4P_T0_36_G21	G21	FMC1_HPC_HB18_P		24
IO_L4N_T0_36_G22	G22	FMC1_HPC_HB18_N		24
IO_L5P_T0_36_G26	G26	FMC1_HPC_HB07_P		24
IO_L5N_T0_36_G27	G27	FMC1_HPC_HB07_N		24
IO_L6P_T0_36_H23	H23	FMC1_HPC_HB09_P		23
IO_L6N_T0_VREF_36_G23	G23	FMC1_HPC_HB09_N		23
IO_L7P_T1_36_G28	G28	FMC1_HPC_HB03_P		23
IO_L7N_T1_36_G29	G29	FMC1_HPC_HB03_N		23
IO_L8P_T1_36_K28	K28	FMC1_HPC_HB02_P		23
IO_L8N_T1_36_J28	J28	FMC1_HPC_HB02_N		23
IO_L9P_T1_DQS_36_H28	H28	FMC1_HPC_HB01_P		24
IO_L9N_T1_DQS_36_H29	H29	FMC1_HPC_HB01_N		24
IO_L10P_T1_36_K27	K27	FMC1_HPC_HB05_P		23
IO_L10N_T1_36_J27	J27	FMC1_HPC_HB05_N		23
IO_L11P_T1_SRCC_36_K24	K24	FMC1_HPC_HB12_P		23
IO_L11N_T1_SRCC_36_K25	K25	FMC1_HPC_HB12_N		23
IO_L12P_T1_MRCC_36_J25	J25	FMC1_HPC_HB00_CC_P		24
IO_L12N_T1_MRCC_36_J26	J26	FMC1_HPC_HB00_CC_N		24
IO_L13P_T2_MRCC_36_M24	M24	FMC1_HPC_HB17_CC_P		24
IO_L13N_T2_MRCC_36_L24	L24	FMC1_HPC_HB17_CC_N		24
IO_L14P_T2_SRCC_36_K23	K23	FMC1_HPC_HB06_CC_P		24
IO_L14N_T2_SRCC_36_J23	J23	FMC1_HPC_HB06_CC_N		24
IO_L15P_T2_DQS_36_M22	M22	FMC1_HPC_HB10_P		24
IO_L15N_T2_DQS_36_L22	L22	FMC1_HPC_HB10_N		24
IO_L16P_T2_36_L25	L25	FMC1_HPC_HB19_P		23
IO_L16N_T2_36_L26	L26	FMC1_HPC_HB19_N		23
IO_L17P_T2_36_K22	K22	FMC1_HPC_HB11_P		24
IO_L17N_T2_36_J22	J22	FMC1_HPC_HB11_N		24
IO_L18P_T2_36_M21	M21	FMC1_HPC_HB15_P		24
IO_L18N_T2_36_L21	L21	FMC1_HPC_HB15_N		24
IO_L19P_T3_36_P21	P21	FMC1_HPC_HB20_P		23
IO_L19N_T3_VREF_36_N21	N21	FMC1_HPC_HB20_N		23
IO_L20P_T3_36_P25	P25	FMC1_HPC_HB13_P		23
IO_L20N_T3_36_P26	P26	FMC1_HPC_HB13_N		23
IO_L21P_T3_DQS_36_P22	P22	FMC1_HPC_HB21_P		23
IO_L21N_T3_DQS_36_P23	P23	FMC1_HPC_HB21_N		23
IO_L22P_T3_36_N25	N25	FMC1_HPC_HB16_P		23
IO_L22N_T3_36_N26	N26	FMC1_HPC_HB16_N		23
IO_L23P_T3_36_N23	N23	NC		
IO_L23N_T3_36_N24	N24	NC		
IO_L24P_T3_36_M27	M27	NC		
IO_L24N_T3_36_L27	L27	NC		
IO_25_VRP_36_M26	M26	NC		

FMC1_VIO_B_M2C	
G25	VCCO_36_G25
H22	VCCO_36_H22
J29	VCCO_36_J29
K26	VCCO_36_K26
L23	VCCO_36_L23
N27	VCCO_36_N27
P24	VCCO_36_P24


U1

SOC_IRONWOOD_FHG1761

SOC_IRONWOOD_FHG1761

BANK 37
XC7V2000TFHG1761


IO_0_VRN_37_F21	F21	VRN_37	9
IO_L1P_T0_37_A24	A24	DDR3_D32	21
IO_L1N_T0_37_A25	A25	DDR3_D38	21
IO_L2P_T0_37_B22	B22	DDR3_D37	21
IO_L2N_T0_37_A22	A22	DDR3_D36	21
IO_L3P_T0_DQS_37_A26	A26	DDR3_DQS4_P	21
IO_L3N_T0_DQS_37_A27	A27	DDR3_DQS4_N	21
IO_L4P_T0_37_C23	C23	DDR3_DM4	21
IO_L4N_T0_37_B23	B23	DDR3_D33	21
IO_L5P_T0_37_B26	B26	DDR3_D35	21
IO_L5N_T0_37_B27	B27	DDR3_D34	21
IO_L6P_T0_37_C24	C24	DDR3_D39	21
IO_L6N_T0_VREF_37_B24	B24		
IO_L7P_T1_37_E23	E23	DDR3_D44	21
IO_L7N_T1_37_E24	E24	DDR3_D40	21
IO_L8P_T1_37_F22	F22	DDR3_D46	21
IO_L8N_T1_37_E22	E22	DDR3_D47	21
IO_L9P_T1_DQS_37_F25	F25	DDR3_DQS5_P	21
IO_L9N_T1_DQS_37_E25	E25	DDR3_DQS5_N	21
IO_L10P_T1_37_D22	D22	DDR3_D45	21
IO_L10N_T1_37_D23	D23	DDR3_D41	21
IO_L11P_T1_SRCC_37_D25	D25	DDR3_DM5	21
IO_L11N_T1_SRCC_37_D26	D26	DDR3_D42	21
IO_L12P_T1_MRCC_37_C25	C25	DDR3_D43	21
IO_L12N_T1_MRCC_37_C26	C26	NC	
IO_L13P_T2_MRCC_37_D27	D27	DDR3_D49	21
IO_L13N_T2_MRCC_37_D28	D28	DDR3_D52	21
IO_L14P_T2_SRCC_37_C28	C28	DDR3_D51	21
IO_L14N_T2_SRCC_37_C29	C29	DDR3_RESET_B	21
IO_L15P_T2_DQS_37_B28	B28	DDR3_DQS6_P	21
IO_L15N_T2_DQS_37_B29	B29	DDR3_DQS6_N	21
IO_L16P_T2_37_A31	A31	DDR3_D54	21
IO_L16N_T2_37_A32	A32	DDR3_D55	21
IO_L17P_T2_37_A29	A29	DDR3_D50	21
IO_L17N_T2_37_A30	A30	DDR3_D48	21
IO_L18P_T2_37_C31	C31	DDR3_DM6	21
IO_L18N_T2_37_B31	B31	DDR3_D53	21
IO_L19P_T3_37_E30	E30	DDR3_D56	21
IO_L19N_T3_VREF_37_D31	D31		
IO_L20P_T3_37_D30	D30	DDR3_D63	21
IO_L20N_T3_37_C30	C30	DDR3_D60	21
IO_L21P_T3_DQS_37_E27	E27	DDR3_DQS7_P	21
IO_L21N_T3_DQS_37_E28	E28	DDR3_DQS7_N	21
IO_L22P_T3_37_F29	F29	DDR3_D57	21
IO_L22N_T3_37_E29	E29	DDR3_D61	21
IO_L23P_T3_37_F26	F26	DDR3_D62	21
IO_L23N_T3_37_F27	F27	DDR3_D59	21
IO_L24P_T3_37_F30	F30	DDR3_D58	21
IO_L24N_T3_37_F31	F31	DDR3_DM7	21
IO_25_VRP_37_F24	F24	VRP_37	9



VCC1V5_FPGA	
A23	VCCO_37_A23
B30	VCCO_37_B30
C27	VCCO_37_C27
D24	VCCO_37_D24
E21	VCCO_37_E21
F28	VCCO_37_F28

U1

SOC_IRONWOOD_FHG1761




FPGA Banks 36, 37




Title: FPGA Banks 36, 37 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 9 of 57	Drawn By BF	

BANK 38
XC7V2000TFHG1761




U1

SOC_IRONWOOD_FHG1761




BANK 39
XC7V2000TFHG1761



U1

SOC_IRONWOOD_FHG1761



FPGA Banks 38, 39



Title: FPGA Banks 38, 39 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 10 of 57	Drawn By BF	

NOT USED ON 7VX485FFG1761
USED ON 7V585FFG1761

SOC_IRONWOOD_FHG1761

BANK 12
XC7V2000TFHG1761

IO_0_VRN_12	AN29	NC
IO_L1P_T0_12	AY27	NC
IO_L1N_T0_12	AY28	NC
IO_L2P_T0_12	AU29	NC
IO_L2N_T0_12	AV29	NC
IO_L3P_T0_DQS_12	BA26	NC
IO_L3N_T0_DQS_12	BA27	NC
IO_L4P_T0_12	BB28	NC
IO_L4N_T0_12	BB29	NC
IO_L5P_T0_12	BB26	NC
IO_L5N_T0_12	BB27	NC
IO_L6P_T0_12	AY29	NC
IO_L6N_T0_VREF_12	BA29	NC
IO_L7P_T1_12	AW25	NC
IO_L7N_T1_12	AW26	NC
IO_L8P_T1_12	AR29	NC
IO_L8N_T1_12	AT29	NC
IO_L9P_T1_DQS_12	AV25	NC
IO_L9N_T1_DQS_12	AV26	NC
IO_L10P_T1_12	AW27	NC
IO_L10N_T1_12	AW28	NC
IO_L11P_T1_SRCC_12	AU28	NC
IO_L11N_T1_SRCC_12	AV28	NC
IO_L12P_T1_MRCC_12	AU26	NC
IO_L12N_T1_MRCC_12	AU27	NC
IO_L13P_T2_MRCC_12	AR27	NC
IO_L13N_T2_MRCC_12	AT27	NC
IO_L14P_T2_SRCC_12	AP27	NC
IO_L14N_T2_SRCC_12	AR28	NC
IO_L15P_T2_DQS_12	AN28	NC
IO_L15N_T2_DQS_12	AP28	NC
IO_L16P_T2_12	AT25	NC
IO_L16N_T2_12	AT26	NC
IO_L17P_T2_12	AP25	NC
IO_L17N_T2_12	AR25	NC
IO_L18P_T2_12	AN25	NC
IO_L18N_T2_12	AN26	NC
IO_L19P_T3_12	AM28	NC
IO_L19N_T3_VREF_12	AM29	NC
IO_L20P_T3_12	AK27	NC
IO_L20N_T3_12	AL27	NC
IO_L21P_T3_DQS_12	AM26	NC
IO_L21N_T3_DQS_12	AM27	NC
IO_L22P_T3_12	AK24	NC
IO_L22N_T3_12	AK25	NC
IO_L23P_T3_12	AL25	NC
IO_L23N_T3_12	AL26	NC
IO_L24P_T3_12	AJ25	NC
IO_L24N_T3_12	AJ26	NC
IO_25_VRP_12	AP26	NC

VCC1V8_FPGA

AK26	VCCO_12_AK26
AN27	VCCO_12_AN27
AT28	VCCO_12_AT28
AU25	VCCO_12_AU25
AW29	VCCO_12_AW29
AY26	VCCO_12_AY26

U1

SOC_IRONWOOD_FHG1761

SOC_IRONWOOD_FHG1761

BANK 32
XC7V2000TFHG1761

IO_0_VRN_32	AR20	NC
IO_L1P_T0_32	AL19	FMC2_HPC_HB15_P
IO_L1N_T0_32	AM19	FMC2_HPC_HB15_N
IO_L2P_T0_32	AK17	FMC2_HPC_HB20_P
IO_L2N_T0_32	AL17	FMC2_HPC_HB20_N
IO_L3P_T0_DQS_32	AM18	FMC2_HPC_HB11_P
IO_L3N_T0_DQS_32	AM17	FMC2_HPC_HB11_N
IO_L4P_T0_32	AK19	FMC2_HPC_HB14_P
IO_L4N_T0_32	AK18	FMC2_HPC_HB14_N
IO_L5P_T0_32	AM16	FMC2_HPC_HB01_P
IO_L5N_T0_32	AN16	FMC2_HPC_HB01_N
IO_L6P_T0_32	AJ18	FMC2_HPC_HB18_P
IO_L6N_T0_VREF_32	AJ17	FMC2_HPC_HB18_N
IO_L7P_T1_32	AP18	FMC2_HPC_HB19_P
IO_L7N_T1_32	AP17	FMC2_HPC_HB19_N
IO_L8P_T1_32	AP20	FMC2_HPC_HB10_P
IO_L8N_T1_32	AR19	FMC2_HPC_HB10_N
IO_L9P_T1_DQS_32	AN19	FMC2_HPC_HB21_P
IO_L9N_T1_DQS_32	AN18	FMC2_HPC_HB21_N
IO_L10P_T1_32	AR18	FMC2_HPC_HB16_P
IO_L10N_T1_32	AR17	FMC2_HPC_HB16_N
IO_L11P_T1_SRCC_32	AU18	FMC2_HPC_HB04_P
IO_L11N_T1_SRCC_32	AV18	FMC2_HPC_HB04_N
IO_L12P_T1_MRCC_32	AT17	FMC2_HPC_HB00_CC_P
IO_L12N_T1_MRCC_32	AU17	FMC2_HPC_HB00_CC_N
IO_L13P_T2_MRCC_32	AY18	FMC2_HPC_HB06_CC_P
IO_L13N_T2_MRCC_32	AY17	FMC2_HPC_HB06_CC_N
IO_L14P_T2_SRCC_32	AW18	FMC2_HPC_HB17_CC_P
IO_L14N_T2_SRCC_32	AW17	FMC2_HPC_HB17_CC_N
IO_L15P_T2_DQS_32	AU19	FMC2_HPC_HB12_P
IO_L15N_T2_DQS_32	AV19	FMC2_HPC_HB12_N
IO_L16P_T2_32	AT20	FMC2_HPC_HB13_P
IO_L16N_T2_32	AT19	FMC2_HPC_HB13_N
IO_L17P_T2_32	AV16	FMC2_HPC_HB02_P
IO_L17N_T2_32	AW16	FMC2_HPC_HB02_N
IO_L18P_T2_32	AT16	FMC2_HPC_HB03_P
IO_L18N_T2_32	AU16	FMC2_HPC_HB03_N
IO_L19P_T3_32	BB19	FMC2_HPC_HB07_P
IO_L19N_T3_VREF_32	BB18	FMC2_HPC_HB07_N
IO_L20P_T3_32	AV20	FMC2_HPC_HB09_P
IO_L20N_T3_32	AW20	FMC2_HPC_HB09_N
IO_L21P_T3_DQS_32	BA17	FMC2_HPC_HB05_P
IO_L21N_T3_DQS_32	BB17	FMC2_HPC_HB05_N
IO_L22P_T3_32	AY20	FMC2_HPC_HB08_P
IO_L22N_T3_32	BA20	FMC2_HPC_HB08_N
IO_L23P_T3_32	BA16	NC
IO_L23N_T3_32	BB16	NC
IO_L24P_T3_32	AY19	NC
IO_L24N_T3_32	BA19	NC
IO_25_VRP_32	AP16	NC

FMC2_VIO_B_M2C

AJ19	VCCO_32_AJ19
AN17	VCCO_32_AN17
AT18	VCCO_32_AT18
AW19	VCCO_32_AW19
AY16	VCCO_32_AY16
BB20	VCCO_32_BB20

U1

SOC_IRONWOOD_FHG1761

FPGA Banks 12, 32



Title: FPGA Banks 12, 32 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 11 of 57	Drawn By BF	

NOT USED ON 7VX485FFG1761
USED ON 7V585FFG1761

SOC_IRONWOOD_FHG1761

BANK 31
XC7V2000TFHG1761

IO_0_VRN_31_AM14
IO_L1P_T0_31_AJ16
IO_L1N_T0_31_AJ15
IO_L2P_T0_31_AK14
IO_L2N_T0_31_AK13
IO_L3P_T0_DQS_31_AK15
IO_L3N_T0_DQS_31_AL14
IO_L4P_T0_31_AJ13
IO_L4N_T0_31_AJ12
IO_L5P_T0_31_AL16
IO_L5N_T0_31_AL15
IO_L6P_T0_31_AK12
IO_L6N_T0_VREF_31_AL12
IO_L7P_T1_31_AM13
IO_L7N_T1_31_AN13
IO_L8P_T1_31_AM12
IO_L8N_T1_31_AM11
IO_L9P_T1_DQS_31_AN15
IO_L9N_T1_DQS_31_AN14
IO_L10P_T1_31_AN11
IO_L10N_T1_31_AP11
IO_L11P_T1_SRCC_31_AR14
IO_L11N_T1_SRCC_31_AT14
IO_L12P_T1_MRCC_31_AP13
IO_L12N_T1_MRCC_31_AR13
IO_L13P_T2_MRCC_31_AU14
IO_L13N_T2_MRCC_31_AU13
IO_L14P_T2_SRCC_31_AV13
IO_L14N_T2_SRCC_31_AW13
IO_L15P_T2_DQS_31_AP12
IO_L15N_T2_DQS_31_AR12
IO_L16P_T2_31_AR15
IO_L16N_T2_31_AT15
IO_L17P_T2_31_AT12
IO_L17N_T2_31_AU12
IO_L18P_T2_31_AV15
IO_L18N_T2_31_AV14
IO_L19P_T3_31_AW15
IO_L19N_T3_VREF_31_AY15
IO_L20P_T3_31_AW12
IO_L20N_T3_31_AY12
IO_L21P_T3_DQS_31_BA15
IO_L21N_T3_DQS_31_BA14
IO_L22P_T3_31_AY14
IO_L22N_T3_31_AY13
IO_L23P_T3_31_BB14
IO_L23N_T3_31_BB13
IO_L24P_T3_31_BA12
IO_L24N_T3_31_BB12
IO_25_VRP_31_AP15

AM14 NC
AJ16 NC
AJ15 NC
AK14 NC
AK13 NC
AK15 NC
AL14 NC
AJ13 NC
AJ12 NC
AL16 NC
AL15 NC
AK12 NC
AL12 NC
AM13 NC
AN13 NC
AM12 NC
AM11 NC
AN15 NC
AN14 NC
AN11 NC
AP11 NC
AR14 NC
AT14 NC
AP13 NC
AR13 NC
AU14 NC
AU13 NC
AV13 NC
AW13 NC
AP12 NC
AR12 NC
AR15 NC
AT15 NC
AU12 NC
AV15 NC
AV14 NC
AW15 NC
AY15 NC
AW12 NC
AY12 NC
BA15 NC
BA14 NC
AY14 NC
AY13 NC
BB14 NC
BB13 NC
BA12 NC
BB12 NC
AP15 NC

VCC1V8_FPGA

AK16
AL13
AP14
AR11
AU15
AV12
BA13
VCCO_31_AK16
VCCO_31_AL13
VCCO_31_AP14
VCCO_31_AR11
VCCO_31_AU15
VCCO_31_AV12
VCCO_31_BA13

U1

SOC_IRONWOOD_FHG1761

SOC_IRONWOOD_FHG1761

BANK 111
XC7V2000TFHG1761

MGTXTXP0_111_BB4
MGTXTXN0_111_BB3
MGTXRXPO_111_BB8
MGTXRXN0_111_BB7
MGTXTXP1_111_BA2
MGTXTXN1_111_BA1
MGTXRXPO_111_BA6
MGTXRXN1_111_BA5
MGTXTXP2_111_AY4
MGTXTXN2_111_AY3
MGTXRXPO_111_AY8
MGTXRXN2_111_AY7
MGTXTXP3_111_AW2
MGTXTXN3_111_AW1
MGTXRXPO_111_AW6
MGTXRXN3_111_AW5
MGTREFCLK0P_111_AW10
MGTREFCLK0N_111_AW9
MGTREFCLK1P_111_BA10
MGTREFCLK1N_111_BA9

BB4 NC
BB3 NC
BB8
BB7
BA2 NC
BA1 NC
BA6
BA5
AY4 NC
AY3 NC
AY8
AY7
AW2 NC
AW1 NC
AW6
AW5
AW10 NC
AW9 NC
BA10 NC
BA9 NC

U1

SOC_IRONWOOD_FHG1761

SOC_IRONWOOD_FHG1761

BANK 112
XC7V2000TFHG1761

MGTXTXP0_112_AV4
MGTXTXN0_112_AV3
MGTXRXPO_112_AV8
MGTXRXN0_112_AV7
MGTXTXP1_112_AU2
MGTXTXN1_112_AU1
MGTXRXPO_112_AU6
MGTXRXN1_112_AU5
MGTXTXP2_112_AT4
MGTXTXN2_112_AT3
MGTXRXPO_112_AR6
MGTXRXN2_112_AR5
MGTXTXP3_112_AR2
MGTXTXN3_112_AR1
MGTXRXPO_112_AP8
MGTXRXN3_112_AP7
MGTREFCLK0P_112_AT8
MGTREFCLK0N_112_AT7
MGTREFCLK1P_112_AU10
MGTREFCLK1N_112_AU9
MGTAVTTRCAL_112_W10
MGTRREF_112_W9

AV4 NC
AV3 NC
AV8
AV7
AU2 NC
AU1 NC
AU6
AU5
AT4 NC
AT3 NC
AR6
AR5
AR2 NC
AR1 NC
AP8
AP7
AT8 NC
AT7 NC
AU10 NC
AU9 NC
W10
W9

MGTAVTT

R389
100
1/10W
1%

U1


SOC_IRONWOOD_FHG1761

FPGA Bank 31, GT Banks 111, 112



Title: FPGA Bank 31, GT Banks 111, 112 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 12 of 57	Drawn By BF	


SOC_IRONWOOD_FHG1761



U1

SOC_IRONWOOD_FHG1761

SOC_IRONWOOD_FHG1761



U1

SOC_IRONWOOD_FHG1761

FPGA GT Banks 113, 114


Title:		ASSY P/N: 0431663	
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586	
VC707 EVALUATION PLATFORM		SCH P/N: 0381418	
Date:	2-3-2012_10:13	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	13 of 57	Drawn By	BF

SOC_IRONWOOD_FHG1761

BANK 115
XC7V2000TFHG1761

MGTXTXP0_115_AE2
MGTXTXN0_115_AE1
MGTXXRP0_115_AC6
MGTXXRN0_115_AC5
MGTXTXP1_115_AC2
MGTXTXN1_115_AC1
MGTXXRP1_115_AB4
MGTXXRN1_115_AB3
MGTXTXP2_115_AA2
MGTXTXN2_115_AA1
MGTXXRP2_115_AA6
MGTXXRN2_115_AA5
MGTXTXP3_115_W2
MGTXTXN3_115_W1
MGTXXRP3_115_Y4
MGTXXRN3_115_Y3
MGTREFCLK0P_115_Y8
MGTREFCLK0N_115_Y7
MGTREFCLK1P_115_AB8
MGTREFCLK1N_115_AB7
MGTAVTTRCAL_115_A12
MGTTRREF_115_B11

AE2 PCIE TX3 P 30
AE1 PCIE TX3 N 30
AC6 PCIE RX3 P 30
AC5 PCIE RX3 N 30
AC2 PCIE TX2 P 30
AC1 PCIE TX2 N 30
AB4 PCIE RX2 P 30
AB3 PCIE RX2 N 30
AA2 PCIE TX1 P 30
AA1 PCIE TX1 N 30
AA6 PCIE RX1 P 30
AA5 PCIE RX1 N 30
W2 PCIE TX0 P 30
W1 PCIE TX0 N 30
Y4 PCIE RX0 P 30
Y3 PCIE RX0 N 30
Y8 NC 30
Y7 NC 30
AB8 PCIE_CLK_QO_P 30
AB7 PCIE_CLK_QO_N 30
A12
B11



U1

SOC_IRONWOOD_FHG1761

SOC_IRONWOOD_FHG1761


BANK 116
XC7V2000TFHG1761

MGTXTXP0_116_U2
MGTXTXN0_116_U1
MGTXXRP0_116_W6
MGTXXRN0_116_W5
MGTXTXP1_116_T4
MGTXTXN1_116_T3
MGTXXRP1_116_V4
MGTXXRN1_116_V3
MGTXTXP2_116_R2
MGTXTXN2_116_R1
MGTXXRP2_116_U6
MGTXXRN2_116_U5
MGTXTXP3_116_P4
MGTXTXN3_116_P3
MGTXXRP3_116_R6
MGTXXRN3_116_R5
MGTREFCLK0P_116_T8
MGTREFCLK0N_116_T7
MGTREFCLK1P_116_V8
MGTREFCLK1N_116_V7

U2 FMC2_HPC_DP4_C2M_P 26
U1 FMC2_HPC_DP4_C2M_N 26
W6 FMC2_HPC_DP4_M2C_P 26
W5 FMC2_HPC_DP4_M2C_N 26
T4 FMC2_HPC_DP5_C2M_P 26
T3 FMC2_HPC_DP5_C2M_N 26
V4 FMC2_HPC_DP5_M2C_P 26
V3 FMC2_HPC_DP5_M2C_N 26
R2 FMC2_HPC_DP6_C2M_P 26
R1 FMC2_HPC_DP6_C2M_N 26
U6 FMC2_HPC_DP6_M2C_P 26
U5 FMC2_HPC_DP6_M2C_N 26
P4 FMC2_HPC_DP7_C2M_P 26
P3 FMC2_HPC_DP7_C2M_N 26
R6 FMC2_HPC_DP7_M2C_P 26
R5 FMC2_HPC_DP7_M2C_N 26
T8 FMC2_HPC_GBTCLK1_M2C_C_P 14
T7 FMC2_HPC_GBTCLK1_M2C_C_N 14
V8 NC 14
V7 NC 14

U1

SOC_IRONWOOD_FHG1761



FPGA GT Banks 115, 116



Title: FPGA GT Banks 115, 116 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418	
Date: 2-3-2012_10:13		Ver: 1.0	
Sheet Size: B		Rev: 01	
Sheet 14 of 57		Drawn By BF	

BANK 118
XC7V2000TFHG1761

MGTXTXP0_118_J2
MGTXTXN0_118_J1
MGTXRXP0_118_H8
MGTXRXN0_118_H7
MGTXTXP1_118_H4
MGTXTXN1_118_H3
MGTXRXP1_118_G6
MGTXRXN1_118_G5
MGTXTXP2_118_G2
MGTXTXN2_118_G1
MGTXRXP2_118_F8
MGTXRXN2_118_F7
MGTXTXP3_118_F4
MGTXTXN3_118_F3
MGTXRXP3_118_E6
MGTXRXN3_118_E5
MGTREFCLK0P_118_E10
MGTREFCLK0N_118_E9
MGTREFCLK1P_118_G10
MGTREFCLK1N_118_G9
MGTAVTTRCAL_118_AC10
MGTRREF_118_AC9


J2 FMC1 HPC DP4 C2M P 22
J1 FMC1 HPC DP4 C2M N 22
H8 FMC1 HPC DP4 M2C P 22
H7 FMC1 HPC DP4 M2C N 22
H4 FMC1 HPC DP5 C2M P 22
H3 FMC1 HPC DP5 C2M N 22
G6 FMC1 HPC DP5 M2C P 22
G5 FMC1 HPC DP5 M2C N 22
G2 FMC1 HPC DP6 C2M P 22
G1 FMC1 HPC DP6 C2M N 22
F8 FMC1 HPC DP6 M2C P 22
F7 FMC1 HPC DP6 M2C N 22
F4 FMC1 HPC DP7 C2M P 22
F3 FMC1 HPC DP7 C2M N 22
E6 FMC1 HPC DP7 M2C P 22
E5 FMC1 HPC DP7 M2C N 22
E10 FMC1 HPC GBTCLK1 M2C C P 15
E9 FMC1 HPC GBTCLK1 M2C C N 15
G10 NC
G9 NC
AC10
AC9

MGTAVTT

R390
100
1/10W
1%

U1

SOC_IRONWOOD_FHG1761




BANK 117
XC7V2000TFHG1761

MGTXTXP0_117_N2
MGTXTXN0_117_N1
MGTXRXP0_117_P8
MGTXRXN0_117_P7
MGTXTXP1_117_M4
MGTXTXN1_117_M3
MGTXRXP1_117_N6
MGTXRXN1_117_N5
MGTXTXP2_117_L2
MGTXTXN2_117_L1
MGTXRXP2_117_L6
MGTXRXN2_117_L5
MGTXTXP3_117_K4
MGTXTXN3_117_K3
MGTXRXP3_117_J6
MGTXRXN3_117_J5
MGTREFCLK0P_117_K8
MGTREFCLK0N_117_K7
MGTREFCLK1P_117_M8
MGTREFCLK1N_117_M7

N2 FMC2 HPC DP0 C2M P 26
N1 FMC2 HPC DP0 C2M N 26
P8 FMC2 HPC DP0 M2C P 26
P7 FMC2 HPC DP0 M2C N 26
M4 FMC2 HPC DP1 C2M P 26
M3 FMC2 HPC DP1 C2M N 26
N6 FMC2 HPC DP1 M2C P 26
N5 FMC2 HPC DP1 M2C N 26
L2 FMC2 HPC DP2 C2M P 26
L1 FMC2 HPC DP2 C2M N 26
L6 FMC2 HPC DP2 M2C P 26
L5 FMC2 HPC DP2 M2C N 26
K4 FMC2 HPC DP3 C2M P 26
K3 FMC2 HPC DP3 C2M N 26
J6 FMC2 HPC DP3 M2C P 26
J5 FMC2 HPC DP3 M2C N 26
K8 FMC2 HPC GBTCLK0 M2C C P 15
K7 FMC2 HPC GBTCLK0 M2C C N 15
M8 NC
M7 NC

U1

SOC_IRONWOOD_FHG1761




BANK 119
XC7V2000TFHG1761

MGTXTXP0_119_E2
MGTXTXN0_119_E1
MGTXRXP0_119_D8
MGTXRXN0_119_D7
MGTXTXP1_119_D4
MGTXTXN1_119_D3
MGTXRXP1_119_C6
MGTXRXN1_119_C5
MGTXTXP2_119_C2
MGTXTXN2_119_C1
MGTXRXP2_119_B8
MGTXRXN2_119_B7
MGTXTXP3_119_B4
MGTXTXN3_119_B3
MGTXRXP3_119_A6
MGTXRXN3_119_A5
MGTREFCLK0P_119_A10
MGTREFCLK0N_119_A9
MGTREFCLK1P_119_C10
MGTREFCLK1N_119_C9

E2 FMC1 HPC DP0 C2M P 22
E1 FMC1 HPC DP0 C2M N 22
D8 FMC1 HPC DP0 M2C P 22
D7 FMC1 HPC DP0 M2C N 22
D4 FMC1 HPC DP1 C2M P 22
D3 FMC1 HPC DP1 C2M N 22
C6 FMC1 HPC DP1 M2C P 22
C5 FMC1 HPC DP1 M2C N 22
C2 FMC1 HPC DP2 C2M P 22
C1 FMC1 HPC DP2 C2M N 22
B8 FMC1 HPC DP2 M2C P 22
B7 FMC1 HPC DP2 M2C N 22
B4 FMC1 HPC DP3 C2M P 22
B3 FMC1 HPC DP3 C2M N 22
A6 FMC1 HPC DP3 M2C P 22
A5 FMC1 HPC DP3 M2C N 22
A10 FMC1 HPC GBTCLK0 M2C C P 15
A9 FMC1 HPC GBTCLK0 M2C C N 15
C10 NC
C9 NC

U1


SOC_IRONWOOD_FHG1761




FPGA GT Banks 117, 118, 119



Title: FPGA GT Banks 117, 118, 119 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418	
Date:	2-3-2012_10:13	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	15 of 57	Drawn By	BF




SOC_IRONWOOD_FHG1761



U1

SOC_IRONWOOD_FHG1761


SOC_IRONWOOD_FHG1761



U1

SOC_IRONWOOD_FHG1761


SOC_IRONWOOD_FHG1761



U1

SOC_IRONWOOD_FHG1761


SOC_IRONWOOD_FHG1761



U1

SOC_IRONWOOD_FHG1761


SOC_IRONWOOD_FHG1761



U1

SOC_IRONWOOD_FHG1761

SOC_IRONWOOD_FHG1761



U1


SOC_IRONWOOD_FHG1761

FPGA Power Pins

Title:		ASSY P/N: 0431663	
		PCB P/N: 1280586	
		SCH P/N: 0381418	
Date:	2-3-2012_10:13	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	17 of 57	Drawn By	BF

SOC_IRONWOOD_FHG1761


BANK GND2
XC7V2000TFHG1761



SOC_IRONWOOD_FHG1761


U1

FPGA GND

		Title: FPGA GND SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418	
		Date: 2-3-2012_10:13	Ver: 1.0		
Sheet Size: B		Rev: 01			
Sheet 18 of 57		Drawn By BF			

SOC_IRONWOOD_FHG1761

BANK GND1
XC7V2000TFHG1761




SOC_IRONWOOD_FHG1761

U1


BYPASS CAPACITORS

VCCINT 680uF (4)




ELECTROLYTIC-TANT-E

Banks 32, 36 FMC_VIO_B VCCO
100uF - 1210 (2)




Banks 16, 17, 18, 19, 34, 35
VADJ VCCO




VCCAUX


47uF - 1210 (1)




Banks 37, 38, 39 1.5V VCCO
100uF - 1210 (3)



VCCAUX_IO 100uF - 1210 (6)











Bank 0, 13, 14, 15, 33 1.8V VCCO
100uF - 1210 (1)



VCCBRAM








330uF (2), 4.7uf (12)



FPGA Bypass Capacitors



Title: FPGA Bypass Capacitors SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 19 of 57	Drawn By BF	



JTAG Buffer, USB JTAG Module, JTAG Hdr







Title: JTAG Buffer, USB JTAG Module, JTAG Hdr ASSY P/N: 0431663
SCHEM, ROHS COMPLIANT PCB P/N: 1280586
VC707 EVALUATION PLATFORM SCH P/N: 0381418



Date: 2-3-2012_10:13 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 20 of 57 Drawn By BF






When OE = 1
Switch is Closed




ANSI/VITA 57.1 - Revised 2010
FMC 1 HPC Header, Rows A, B, C, D



Title: FMC 1 HPC Header, Rows A, B, C, D SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 22 of 57	Drawn By BF	



FMC Power Good



ANSI/VITA 57.1 - Revised 2010
FMC 1 HPC Header, Rows E, F, G






Title: FMC 1 HPC Header, Rows E, F, G
SCHEM, ROHS COMPLIANT
VC707 EVALUATION PLATFORM

ASSY P/N: 0431663
PCB P/N: 1280586
SCH P/N: 0381418

Date: 2-3-2012_10:13 Ver: 1.0


Sheet Size: B Rev: 01


Sheet 23 of 57 Drawn By BF






1

ANSI/VITA 57.1 - Revised 2010
FMC 1 HPC Header, Rows H, J, K

		
Title: FMC 1 HPC Header, Rows H, J, K SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		
ASSY P/N: 0431663		PCB P/N: 1280586
		SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B		Rev: 01
Sheet 24 of 57	Drawn By BF	








ANSI/VITA 57.1 - Revised 2010
FMC 2 HPC Header, Rows E, F, G





Title: FMC 2 HPC Header, Rows E, F, G SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 27 of 57	Drawn By BF	



1


ANSI/VITA 57.1 - Revised 2010
FMC 2 HPC Header, Rows H, J, K

		
Title: FMC 2 HPC Header, Rows H, J, K SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		
ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418		
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B		Rev: 01
Sheet 28 of 57		Drawn By BF



ANSI/VITA 57.1 - Revised 2010
FMC 2 HPC Header, GND




Title:		FMC 2 HPC Header, GND SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM	
		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418	
Date:		2-3-2012_10:13	Ver: 1.0
Sheet Size: B		Rev: 01	
Sheet		29 of 57	Drawn By BF



SFP+ Connector and Cage

Title:		ASSY P/N: 0431663	
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586	
VC707 EVALUATION PLATFORM		SCH P/N: 0381418	
Date:	2-3-2012_10:13	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	31 of 57	Drawn By	BF


SIT9102AI-243N25E200.0000




Clocks and SMA Connectors





Title: Clocks and SMA Connectors SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 32 of 57	Drawn By BF	





USB UART, EEPROM, Config DIPs


Title: USB UART, EEPROM, Config DIPs SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 36 of 57	Drawn By BF	



SD Card Connector



Title: SD Card Connector SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 37 of 57	Drawn By BF	



XADC_VCC5V0

C334
10UF
16V
X5R

XADC_AGND

U10

ADP123
VIN VOUT
GND
EN
ADJ
TSOT_5

VCCAUX

FERRITE-600

L5

C335
10UF
16V
X5R

XADC_AGND

R293
2.7K
1/10W
1%

R278
1.00K
1/16W
1%

XADC_AGND

J43

HDR_1X3

XADC_VCC5V0

VADJ

XADC_VN
XADC_VAUX0P
XADC_VAUX8N
XADC_DXP
XADC_VREF

J19

XADC_AGND

XADC_AGND

GND

XADC_VP

XADC_VAUX0N

XADC_VAUX8P

XADC_DXN

XADC_VCC_HEADER

XADC_GPIO_0

XADC_GPIO_2

XADC_VP_R

XADC_VN_R

XADC_VAUX8P_R

XADC_VAUX8N_R

XADC_VAUX0P_R

XADC_VAUX0N_R

C268
1000PF
50V
X7R

R189
100
1/10W
1%

R188
100
1/10W
1%

R184
100
1/10W
1%

R185
100
1/10W
1%

R187
100
1/10W
1%

R186
100
1/10W
1%

C270
1000PF
50V
X7R

XADC_VP

XADC_VN

XADC_VAUX8P

XADC_VAUX8N

XADC_VAUX0P

XADC_VAUX0N

VCC5V0

FERRITE-600

L4

XADC_VCC5V0

J53

HDR_1X2

IC VOLT REF, 1.25V

SOT23_3
REF3012
IN OUT
GND

U35

XADC_VREF

XADC_VREFP

J42

HDR_1X3

XADC_AGND

C252
10UF
10V
X5R

C65
10UF
10V
X5R

J10

HDR_1X2

FERRITE-600

L3

J9

HDR_1X2

XADC_AGND

XADC Header and Reference



Title: XADC Header and Reference
SCHEM, ROHS COMPLIANT
VC707 EVALUATION PLATFORM

ASSY P/N: 0431663
PCB P/N: 1280586
SCH P/N: 0381418

Date: 2-3-2012_10:13


Ver: 1.0

Sheet Size: B

Rev: 01


Sheet 40 of 57






Drawn By BF



IIC MUX


Title: IIC MUX SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B		Rev: 01
Sheet 41 of 57	Drawn By BF	





Power Connector and switch, PMBus Header


		Title: Power Connector and switch, PMBus Header	
Date: 2-3-2012_10:13		Ver: 1.0	
Sheet Size: B		Rev: 01	
Sheet 45 of 57		Drawn By BF	



FPGA UCD9240 PMBus Controller #1






Title: FPGA UCD9240 PMBus Controller #1 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 46 of 57	Drawn By BF	



PTD08A020W 20A Max. Power Channel


Title: PTD08A010W 20A Max. Power Channel SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		
Date: 2-3-2012_10:13		Ver: 1.0
Sheet Size: B		Rev: 01
Sheet 47 of 57		Drawn By BF
Title: ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418		



Dual 10A Max. Power Channels




Title: Dual 10A Max. Power Channels SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 48 of 57	Drawn By BF	






PTD08A010W 10A Max. Power Channel

Title: PTD08A010W 10A Max. Power Channel SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		
Date: 2-3-2012_10:13		Ver: 1.0
Sheet Size: B		Rev: 01
Sheet 49 of 57		Drawn By BF



FPGA UCD9240 PMBus Controller #2


Title: FPGA UCD9240 PMBus Controller #2 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		
Date: 2-3-2012_10:13		Ver: 1.0
Sheet Size: B		Rev: 01
Sheet 50 of 57		Drawn By BF







Dual 10A Max. Power Channels



Title: Dual 10A Max. Power Channels SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date:	2-3-2012_10:13	Ver: 1.0
Sheet Size: B		Rev: 01
Sheet	51 of 57	Drawn By BF







Dual 10A Max. Power Channels



Title: Dual 10A Max. Power Channels SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 2-3-2012_10:13	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 54 of 57	Drawn By BF	



Linear Power Supplies			
Title: Linear Power Supplies SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418	
Date: 2-3-2012_10:13		Ver: 1.0	
Sheet Size: B		Rev: 01	
Sheet 56 of 57		Drawn By BF	

