

HW-U1-KCU116 Evaluation Board

(XCKU5P-FFVB676)

DISCLAIMER:

XILINX IS DISCLOSING THIS USER GUIDE, MANUAL, RELEASE NOTE, SCHEMATIC, AND/OR SPECIFICATION (THE "DOCUMENTATION") TO YOU SOLELY FOR USE IN THE DEVELOPMENT OF DESIGNS TO OPERATE WITH XILINX HARDWARE DEVICES. YOU MAY NOT REPRODUCE, DISTRIBUTE, REPUBLISH, DOWNLOAD, DISPLAY, POST, OR TRANSMIT THE DOCUMENTATION IN ANY FORM OR BY ANY MEANS INCLUDING, BUT NOT LIMITED TO, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING, OR OTHERWISE, WITHOUT THE PRIOR WRITTEN CONSENT OF XILINX. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY ARISING OUT OF YOUR USE OF THE DOCUMENTATION. XILINX RESERVES THE RIGHT, AT ITS SOLE DISCRETION, TO CHANGE THE DOCUMENTATION WITHOUT NOTICE AT ANY TIME. XILINX ASSUMES NO OBLIGATION TO CORRECT ANY ERRORS CONTAINED IN THE DOCUMENTATION, OR TO ADVISE YOU OF ANY CORRECTIONS OR UPDATES. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY IN CONNECTION WITH TECHNICAL SUPPORT OR ASSISTANCE THAT MAY BE PROVIDED TO YOU IN CONNECTION WITH THE DOCUMENTATION.

THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.


THE XILINX HARDWARE, FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE XILINX DATA SHEET.


ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY OR PROPERTY OR ENVIRONMENTAL DAMAGE



("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Title Page







			
TITLE: Title Page SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0		ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	
DATE: 04/03/2017:14:22		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	1	OF	60
		DRAWN BY:	DN



POR_OVERRIDE select
Default: 2-3 GND




FPGA Bank 0			
TITLE: FPGA Bank 0 SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0		ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	
DATE: 04/03/2017:14:22		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET 3 OF 60		DRAWN BY:	DN



SYSMON Hdr INIT DONE LED QSPI0

TITLE: SYSMON Hdr INIT DONE LED QSPI0 SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0	
ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	
DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 4 OF 60	DRAWN BY: DN

Underneath the FPGA via array
right next to the via



FPGA Banks 64 FMC



TITLE: FPGA Banks 64 FMC	ASSY P/N: 0432019
SCHEM, ROHS COMPLIANT	PCB P/N: 1280924
HW-U1-KCU116_REV1_0	SCB P/N: 0381757
	TEST P/N: TSSXXXX

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 5 OF 60	DRAWN BY: DN

BANK 65
XCKU5PFFVB676

- IO_T3U_N12_PERSTN0_65_T19

IO_L24N_T3U_N11_DOUT_CSO_B_65_N22

IO_L24P_T3U_N10_EMCCLK_65_N21

IO_L23N_T3U_N9_PERSTN1_I2C_SDA_65_P19

IO_L23P_T3U_N8_I2C_SCLK_65_N19

IO_L22N_T3U_N7_DBC_AD0N_D05_65_P23

IO_L22P_T3U_N6_DBC_AD0P_D04_65_N23

IO_L21N_T3L_N5_AD8N_D07_65_R21

IO_L21P_T3L_N4_AD8P_D06_65_R20

IO_L20N_T3L_N3_AD1N_D09_65_P21

IO_L20P_T3L_N2_AD1P_D08_65_P20

IO_L19N_T3L_N1_DBC_AD9N_D11_65_R23

IO_L19P_T3L_N0_DBC_AD9P_D10_65_R22

IO_T2U_N12_CSI_ADV_B_65_N26

IO_L18N_T2U_N11_AD2N_D13_65_R26

IO_L18P_T2U_N10_AD2P_D12_65_R25

IO_L17N_T2U_N9_AD10N_D15_65_P26

IO_L17P_T2U_N8_AD10P_D14_65_P25

IO_L16N_T2U_N7_QBC_AD3N_A01_D17_65_V26

IO_L16P_T2U_N6_QBC_AD3P_A00_D16_65_U26

IO_L15N_T2L_N5_AD11N_A03_D19_65_P24

IO_L15P_T2L_N4_AD11P_A02_D18_65_N24

IO_L14N_T2L_N3_GC_A05_D21_65_U25

IO_L14P_T2L_N2_GC_A04_D20_65_T25

IO_L13N_T2L_N1_GC_QBC_A07_D23_65_U24

IO_L13P_T2L_N0_GC_QBC_A06_D22_65_T24

IO_T1U_N12_SMBALERT_65_AA23

IO_L12N_T1U_N11_GC_A09_D25_65_W24

IO_L12P_T1U_N10_GC_A08_D24_65_V24

IO_L11N_T1U_N9_GC_A11_D27_65_W23

IO_L11P_T1U_N8_GC_A10_D26_65_V23

IO_L10N_T1U_N7_QBC_AD4N_A13_D29_65_W26

IO_L10P_T1U_N6_QBC_AD4P_A12_D28_65_W25

IO_L9N_T1L_N5_AD12N_A15_D31_65_AA25

IO_L9P_T1L_N4_AD12P_A14_D30_65_AA24

IO_L8N_T1L_N3_AD5N_A17_65_Y26

IO_L8P_T1L_N2_AD5P_A16_65_Y25

IO_L7N_T1L_N1_QBC_AD13N_A19_65_Y23

IO_L7P_T1L_N0_QBC_AD13P_A18_65_Y22

IO_T0U_N12_VRP_A28_65_W21

IO_L6N_T0U_N11_AD6N_A21_65_W20

IO_L6P_T0U_N10_AD6P_A20_65_W19

IO_L5N_T0U_N9_AD14N_A23_65_T23

IO_L5P_T0U_N8_AD14P_A22_65_T22

IO_L4N_T0U_N7_DBC_AD7N_A25_65_V22

IO_L4P_T0U_N6_DBC_AD7P_A24_65_V21

IO_L3N_T0L_N5_AD15N_A27_65_U20

IO_L3P_T0L_N4_AD15P_A26_65_T20

IO_L2N_T0L_N3_FWE_FCS2_B_65_U22

IO_L2P_T0L_N2_FOE_B_65_U21

IO_L1N_T0L_N1_DBC_RS1_65_V19

IO_L1P_T0L_N0_DBC_RS0_65_U19

VREF_65_V18
- T19

N22

N21

P19

N19

P23

N23

R21

R20

P21

P20

R23

R22

N26

R26

R25

P26

P25

V26

U26

P24

N24

U25

T25

U24

T24

AA23

W24

V24

W23

V23

W26

W25

AA25

AA24

Y26

Y25

Y23

Y22

W21

W20

W19

T23

T22

V22

V21

U20

T20

U22

U21

V19

U19

V18
- PCIE PERST LS

NC

FPGA EMCCLK

PCIE WAKE LS_B

NC

QSPI1 DQ1

QSPI1 DQ0

QSPI1 DQ3

QSPI1 DQ2

NC

HDMI R_CLK

SFP REC CLOCK N

SFP REC CLOCK P

NC

HDMI INT

PHY1 PDWN_B_I_INT_B_O

PHY1 GPIO_0

PHY1 MDIO

PHY1 SGMII OUT_N

PHY1 SGMII OUT_P

PHY1 SGMII IN_N

PHY1 SGMII IN_P

PHY1 MDC

PHY1 CLKOUT

PHY1 SGMII CLK_N

PHY1 SGMII CLK_P

PHY1 RESET_B

HDMI R_D17

HDMI R_D16

HDMI R_D15

HDMI R_D14

HDMI R_D13

HDMI R_D12

HDMI R_D11

HDMI R_D10

HDMI R_D9

HDMI R_D8

HDMI R_D7

HDMI R_D6

VRP_65

HDMI R_D5

HDMI R_D4

HDMI R_D3

HDMI R_D2

HDMI R_D1

HDMI R_D0

HDMI R_DE






HDMI R_SPDIF

QSPI1 CS_B

HDMI R_VSYNC

HDMI R_HSYNC

HDMI SPDIF_OUT



FPGA Bank 65 HDMI QSPI1 SGMII



TITLE: FPGA Bank 65 HDMI QSPI1 SGMII
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0

ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 6 OF 60	DRAWN BY: DN

SOC_DK5_FFVB676_IRONWOOD

BANK 66
XCKU5PFFVB676

IO_T3U_N12_66_F22
IO_L24N_T3U_N11_66_B26
IO_L24P_T3U_N10_66_B25
IO_L23N_T3U_N9_66_C26
IO_L23P_T3U_N8_66_D26
IO_L22N_T3U_N7_DBC_AD0N_66_C24
IO_L22P_T3U_N6_DBC_AD0P_66_D23
IO_L21N_T3L_N5_AD8N_66_D25
IO_L21P_T3L_N4_AD8P_66_D24
IO_L20N_T3L_N3_AD1N_66_E23
IO_L20P_T3L_N2_AD1P_66_F23
IO_L19N_T3L_N1_DBC_AD9N_66_E26
IO_L19P_T3L_N0_DBC_AD9P_66_E25
IO_T2U_N12_66_G22
IO_L18N_T2U_N11_AD2N_66_H22
IO_L18P_T2U_N10_AD2P_66_H21
IO_L17N_T2U_N9_AD10N_66_G26
IO_L17P_T2U_N8_AD10P_66_H26
IO_L16N_T2U_N7_QBC_AD3N_66_F25
IO_L16P_T2U_N6_QBC_AD3P_66_F24
IO_L15N_T2L_N5_AD11N_66_J26
IO_L15P_T2L_N4_AD11P_66_J25
IO_L14N_T2L_N3_GC_66_H24
IO_L14P_T2L_N2_GC_66_H23
IO_L13N_T2L_N1_GC_QBC_66_G25
IO_L13P_T2L_N0_GC_QBC_66_G24
IO_T1U_N12_66_M24
IO_L12N_T1U_N11_GC_66_J24
IO_L12P_T1U_N10_GC_66_J23
IO_L11N_T1U_N9_GC_66_K23
IO_L11P_T1U_N8_GC_66_K22
IO_L10N_T1U_N7_QBC_AD4N_66_L25
IO_L10P_T1U_N6_QBC_AD4P_66_L24
IO_L9N_T1L_N5_AD12N_66_K26
IO_L9P_T1L_N4_AD12P_66_K25
IO_L8N_T1L_N3_AD5N_66_M26
IO_L8P_T1L_N2_AD5P_66_M25
IO_L7N_T1L_N1_QBC_AD13N_66_L23
IO_L7P_T1L_N0_QBC_AD13P_66_L22
IO_T0U_N12_VRP_66_M22
IO_L6N_T0U_N11_AD6N_66_K20
IO_L6P_T0U_N10_AD6P_66_L20
IO_L5N_T0U_N9_AD14N_66_J21
IO_L5P_T0U_N8_AD14P_66_K21
IO_L4N_T0U_N7_DBC_AD7N_66_L19
IO_L4P_T0U_N6_DBC_AD7P_66_M19
IO_L3N_T0L_N5_AD15N_66_J20
IO_L3P_T0L_N4_AD15P_66_J19
IO_L2N_T0L_N3_66_M21
IO_L2P_T0L_N2_66_M20
IO_L1N_T0L_N1_DBC_66_K18
IO_L1P_T0L_N0_DBC_66_L18
VREF_66_J18

F22 DDR4_A8
B26 DDR4_A13
B25 DDR4_A7
C26 DDR4_A5
D26 DDR4_A2
C24 DDR4_A9
D23 DDR4_A1
D25 DDR4_A0
D24 DDR4_A3
E23 DDR4_A12
F23 DDR4_A11
E26 DDR4_A4
E25 DDR4_A10
G22 DDR4_A6
H22 DDR4_BA0
H21 DDR4_BA1
G26 DDR4_BG0
H26 DDR4_A14_WE_B
F25 DDR4_A15_CAS_B
F24 DDR4_A16_RAS_B
J26 DDR4_ACT_B
J25 DDR4_PAR
H24 DDR4_ODT
H23 DDR4_CS_B
G25 DDR4_CK_C
G24 DDR4_CK_T
M24 DDR4_CKE
J24 USER_SMA_CLOCK_N
J23 USER_SMA_CLOCK_P
K23 SYSCLK_300_N
K22 SYSCLK_300_P
L25 DDR4_RESET_B
L24 DDR4_ALERT_B
K26 USER_SMA_N
K25 USER_SMA_P
M26 NC
M25 NC
L23 NC
L22 NC
M22 VRP_66
K20 NC
L20 NC
J21 NC
K21 NC
L19 NC
M19 NC
J20 NC
J19 NC
M21 NC
M20 NC
K18 NC
L18 NC
J18

VCC1V2
E24 VCCO_66_E24
H25 VCCO_66_H25
J22 VCCO_66_J22

U1 SOC_676_1MM_IRON

R1097
1 1.00K
1/16W
2 1%
GND

USER_SMA_CLOCK_P
R1174
1 100
1/10W
2 1%
USER_SMA_CLOCK_N

SYSCLK_300_P
R212
1 100
1/10W
2 1%
SYSCLK_300_N

VCC1V2
C20 VCCO_67_C20
D17 VCCO_67_D17
G18 VCCO_67_G18

U1 SOC_676_1MM_IRON

R1101
1 1.00K
1/16W
2 1%
GND

BANK 67
XCKU5PFFVB676

IO_T3U_N12_67_E22
IO_L24N_T3U_N11_67_B22
IO_L24P_T3U_N10_67_C22
IO_L23N_T3U_N9_67_A25
IO_L23P_T3U_N8_67_A24
IO_L22N_T3U_N7_DBC_AD0N_67_B21
IO_L22P_T3U_N6_DBC_AD0P_67_C21
IO_L21N_T3L_N5_AD8N_67_B24
IO_L21P_T3L_N4_AD8P_67_C23
IO_L20N_T3L_N3_AD1N_67_D21
IO_L20P_T3L_N2_AD1P_67_E21
IO_L19N_T3L_N1_DBC_AD9N_67_A23
IO_L19P_T3L_N0_DBC_AD9P_67_A22
IO_T2U_N12_67_B16
IO_L18N_T2U_N11_AD2N_67_A20
IO_L18P_T2U_N10_AD2P_67_A19
IO_L17N_T2U_N9_AD10N_67_A15
IO_L17P_T2U_N8_AD10P_67_B15
IO_L16N_T2U_N7_QBC_AD3N_67_A18
IO_L16P_T2U_N6_QBC_AD3P_67_A17
IO_L15N_T2L_N5_AD11N_67_B17
IO_L15P_T2L_N4_AD11P_67_C17
IO_L14N_T2L_N3_GC_67_B20
IO_L14P_T2L_N2_GC_67_B19
IO_L13N_T2L_N1_GC_QBC_67_C19
IO_L13P_T2L_N0_GC_QBC_67_C18
IO_T1U_N12_67_G19
IO_L12N_T1U_N11_GC_67_D20
IO_L12P_T1U_N10_GC_67_D19
IO_L11N_T1U_N9_GC_67_D18
IO_L11P_T1U_N8_GC_67_E18
IO_L10N_T1U_N7_QBC_AD4N_67_E20
IO_L10P_T1U_N6_QBC_AD4P_67_F20
IO_L9N_T1L_N5_AD12N_67_G21
IO_L9P_T1L_N4_AD12P_67_G20
IO_L8N_T1L_N3_AD5N_67_F19
IO_L8P_T1L_N2_AD5P_67_F18
IO_L7N_T1L_N1_QBC_AD13N_67_H19
IO_L7P_T1L_N0_QBC_AD13P_67_H18
IO_T0U_N12_VRP_67_F17
IO_L6N_T0U_N11_AD6N_67_C16
IO_L6P_T0U_N10_AD6P_67_D16
IO_L5N_T0U_N9_AD14N_67_G16
IO_L5P_T0U_N8_AD14P_67_H16
IO_L4N_T0U_N7_DBC_AD7N_67_E17
IO_L4P_T0U_N6_DBC_AD7P_67_E16
IO_L3N_T0L_N5_AD15N_67_D15
IO_L3P_T0L_N4_AD15P_67_E15
IO_L2N_T0L_N3_67_G17
IO_L2P_T0L_N2_67_H17
IO_L1N_T0L_N1_DBC_67_F15
IO_L1P_T0L_N0_DBC_67_G15
VREF_67_J16

E22 NC
B22 DDR4_DQ5
C22 DDR4_DQ0
A25 DDR4_DQ7
A24 DDR4_DQ3
B21 DDR4_DQS0_C
C21 DDR4_DQS0_T
B24 DDR4_DQ1
C23 DDR4_DQ2
D21 DDR4_DQ4
E21 DDR4_DQ6
A23 NC
A22 DDR4_DM0
B16 NC
A20 DDR4_DQ10
A19 DDR4_DQ8
A15 DDR4_DQ13
B15 DDR4_DQ15
A18 DDR4_DQS1_C
A17 DDR4_DQS1_T
B17 DDR4_DQ11
C17 DDR4_DQ9
B20 DDR4_DQ12
B19 DDR4_DQ14
C19 NC
C18 DDR4_DM1
G19 NC
D20 DDR4_DQ19
D19 DDR4_DQ21
D18 DDR4_DQ23
E18 DDR4_DQ20
E20 DDR4_DQS2_C
F20 DDR4_DQS2_T
G21 DDR4_DQ17
G20 DDR4_DQ22
F19 DDR4_DQ18
F18 DDR4_DQ16
H19 NC
H18 DDR4_DM2
F17 VRP_67
C16 DDR4_DQ29
D16 DDR4_DQ25
G16 DDR4_DQ26
H16 DDR4_DQ30
E17 DDR4_DQS3_C
E16 DDR4_DQS3_T
D15 DDR4_DQ27
E15 DDR4_DQ28
G17 DDR4_DQ31
H17 DDR4_DQ24
F15 NC
G15 DDR4_DM3
J16

U1 SOC_676_1MM_IRON

VRP_66
R345
1 240
1/10W
2 1%
GND


VRP_67
R1068
1 240
1/10W
2 1%
GND

FPGA Banks 66 67 DDR4



TITLE: FPGA Banks 66 67 DDR4
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0
ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 7 OF 60	DRAWN BY: DN




FPGA Banks 86 - GPIO and CLOCKS



TITLE: FPGA Banks 86 - GPIO and CLOCKS SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0	ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX
--	--

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 8 OF 60	DRAWN BY: DN




SOC_DK5_FFVB676_IRONWOOD

BANK 224
XCKU5PFFVB676

MGTYTXP0_224_AF7
MGTYTXN0_224_AF6
MGTYRXP0_224_AF2
MGTYRXN0_224_AF1
MGTYTXP1_224_AE9
MGTYTXN1_224_AE8
MGTYRXP1_224_AE4
MGTYRXN1_224_AE3
MGTYTXP2_224_AD7
MGTYTXN2_224_AD6
MGTYRXP2_224_AD2
MGTYRXN2_224_AD1
MGTYTXP3_224_AC5
MGTYTXN3_224_AC4
MGTYRXP3_224_AB2
MGTYRXN3_224_AB1
MGTREFCLK0P_224_AB7
MGTREFCLK0N_224_AB6
MGTREFCLK1P_224_Y7
MGTREFCLK1N_224_Y6
MGTRREF_R_AD9
MGTAVTTRCAL_R_AD8

AF7 PCIE TX7 P
AF6 PCIE TX7 N
AF2 PCIE RX7 P
AF1 PCIE RX7 N
AE9 PCIE TX6 P
AE8 PCIE TX6 N
AE4 PCIE RX6 P
AE3 PCIE RX6 N
AD7 PCIE TX5 P
AD6 PCIE TX5 N
AD2 PCIE RX5 P
AD1 PCIE RX5 N
AC5 PCIE TX4 P
AC4 PCIE TX4 N
AB2 PCIE RX4 P
AB1 PCIE RX4 N



SOC_DK5_FFVB676_IRONWOOD

BANK 225
XCKU5PFFVB676

MGTYTXP0_225_AA5
MGTYTXN0_225_AA4
MGTYRXP0_225_Y2
MGTYRXN0_225_Y1
MGTYTXP1_225_W5
MGTYTXN1_225_W4
MGTYRXP1_225_V2
MGTYRXN1_225_V1
MGTYTXP2_225_U5
MGTYTXN2_225_U4
MGTYRXP2_225_T2
MGTYRXN2_225_T1
MGTYTXP3_225_R5
MGTYTXN3_225_R4
MGTYRXP3_225_P2
MGTYRXN3_225_P1
MGTREFCLK0P_225_V7
MGTREFCLK0N_225_V6
MGTREFCLK1P_225_T7
MGTREFCLK1N_225_T6

AA5 PCIE TX3 P
AA4 PCIE TX3 N
Y2 PCIE RX3 P
Y1 PCIE RX3 N
W5 PCIE TX2 P
W4 PCIE TX2 N
V2 PCIE RX2 P
V1 PCIE RX2 N
U5 PCIE TX1 P
U4 PCIE TX1 N
T2 PCIE RX1 P
T1 PCIE RX1 N
R5 PCIE TX0 P
R4 PCIE TX0 N
P2 PCIE RX0 P
P1 PCIE RX0 N
V7 PCIE CLK_QO_P
V6 PCIE CLK_QO_N
T7 NC
T6 NC

U1

SOC_676_1MM_IRON

FPGA GTY224 GTY225 PCIE



TITLE: FPGA GTY224 GTY225 PCIE
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0
ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX

DATE: 04/04/2017:14:52	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 10 OF 60	DRAWN BY: DN


SOC_DK5_FFVB676_IRONWOOD

BANK 226
XCKU5PFFVB676

MGTYTXP0_226_N5	N5	SFP0 TX P
MGTYTXN0_226_N4	N4	SFP0 TX N
MGTYRXP0_226_M2	M2	SFP0 RX P
MGTYRXN0_226_M1	M1	SFP0 RX N
MGTYTXP1_226_L5	L5	SFP1 TX P
MGTYTXN1_226_L4	L4	SFP1 TX N
MGTYRXP1_226_K2	K2	SFP1 RX P
MGTYRXN1_226_K1	K1	SFP1 RX N
MGTYTXP2_226_J5	J5	SFP2 TX P
MGTYTXN2_226_J4	J4	SFP2 TX N
MGTYRXP2_226_H2	H2	SFP2 RX P
MGTYRXN2_226_H1	H1	SFP2 RX N
MGTYTXP3_226_G5	G5	SFP3 TX P
MGTYTXN3_226_G4	G4	SFP3 TX N
MGTYRXP3_226_F2	F2	SFP3 RX P
MGTYRXN3_226_F1	F1	SFP3 RX N
MGTREFCLK0P_226_P7	P7	SFP SI5328 OUT C P
MGTREFCLK0N_226_P6	P6	SFP SI5328 OUT C N
MGTREFCLK1P_226_M7	M7	USER MGT SI570 CLOCK C P
MGTREFCLK1N_226_M6	M6	USER MGT SI570 CLOCK C N

U1

SOC_676_1MM_IRON




SOC_DK5_FFVB676_IRONWOOD

BANK 227
XCKU5PFFVB676

MGTYTXP0_227_F7	F7	FMC HPC0 DP0 C2M P
MGTYTXN0_227_F6	F6	FMC HPC0 DP0 C2M N
MGTYRXP0_227_D2	D2	FMC HPC0 DP0 M2C P
MGTYRXN0_227_D1	D1	FMC HPC0 DP0 M2C N
MGTYTXP1_227_E5	E5	FMC HPC0 DP1 C2M P
MGTYTXN1_227_E4	E4	FMC HPC0 DP1 C2M N
MGTYRXP1_227_C4	C4	FMC HPC0 DP1 M2C P
MGTYRXN1_227_C3	C3	FMC HPC0 DP1 M2C N
MGTYTXP2_227_D7	D7	FMC HPC0 DP2 C2M P
MGTYTXN2_227_D6	D6	FMC HPC0 DP2 C2M N
MGTYRXP2_227_B2	B2	FMC HPC0 DP2 M2C P
MGTYRXN2_227_B1	B1	FMC HPC0 DP2 M2C N
MGTYTXP3_227_B7	B7	FMC HPC0 DP3 C2M P
MGTYTXN3_227_B6	B6	FMC HPC0 DP3 C2M N
MGTYRXP3_227_A4	A4	FMC HPC0 DP3 M2C P
MGTYRXN3_227_A3	A3	FMC HPC0 DP3 M2C N
MGTREFCLK0P_227_K7	K7	FMC HPC0 GBTCLK0 M2C C P
MGTREFCLK0N_227_K6	K6	FMC HPC0 GBTCLK0 M2C C N
MGTREFCLK1P_227_H7	H7	FMC HPC0 GBTCLK1 M2C C P
MGTREFCLK1N_227_H6	H6	FMC HPC0 GBTCLK1 M2C C N

U1

SOC_676_1MM_IRON




FPGA GTY226 - ZSFP GTY227 - FMC DP




TITLE: FPGA GTY226 - ZSFP GTY227 - FMC DP SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0	ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX
---	--

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 11 OF 60	DRAWN BY: DN




SOC_DK5_FFVB676_IRONWOOD




U1 SOC_676_1MM_IRON

SOC_DK5_FFVB676_IRONWOOD




U1 SOC_676_1MM_IRON

SOC_DK5_FFVB676_IRONWOOD




U1 SOC_676_1MM_IRON

SOC_DK5_FFVB676_IRONWOOD



U1 SOC_676_1MM_IRON

SOC_DK5_FFVB676_IRONWOOD




U1 SOC_676_1MM_IRON


FPGA Power 2

TITLE: FPGA Power 2 SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0		ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	
DATE: 04/03/2017:14:22		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	13	OF	60
		DRAWN BY:	DN


VCCINT (UG583 v1.8)




VCCBRAM/VCCINT_IO (UG583 v1.8)




VCCINT (Maxim xlsx)




VCCINT (Maxim xlsx)



VCCAUX/VCCAUX_IO (UG583 v1.8)




VCCO BANKS 0 64 65 66 67 84 86 87 (UG583 v1.8)




FPGA Decoupling 1

TITLE: FPGA Decoupling 1 SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0		ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	
DATE: 04/03/2017:14:22		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	15	OF	60
		DRAWN BY:	DN

Decoupling Source:
E-mail from Maxim 7/9/2015



MGTVCCAUX (Maxim xlsx)




(UG578 v1.1)

FPGA Decoupling 2




TITLE: FPGA Decoupling 2
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0
ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX


DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 16 OF 60	DRAWN BY: DN





JTAG Headers

TITLE: JTAG Headers		ASSY P/N: 0432019	
SCHEM, ROHS COMPLIANT		PCB P/N: 1280924	
HW-U1-KCU116_REV1_0		SCH P/N: 0381757	
		TEST P/N: TSSXXXX	
DATE: 04/03/2017:14:22		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	17	OF	60
		DRAWN BY:	DN












ANSI/VITA 57.1 - Revised 2010
FMC+ HPC0 Header Rows E F G



TITLE: FMC+ HPC0 Header Rows E F G
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0


ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 22 OF 60	DRAWN BY: DN




ANSI/VITA 57.1 - Revised 2010
FMC+ HPC0 Header Rows H J K


TITLE: FMC+ HPC0 Header Rows H J K SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0	
ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	
DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 23 OF 60	DRAWN BY: DN



This Page Deliberately Blank


Blank

			
TITLE: Blank SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0		ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	
DATE: 04/03/2017:14:22		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	25	OF	60
		DRAWN BY:	DN



ZSFP2 and ZSFP3

TITLE: ZSFP2 and ZSFP3 SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0	
ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	
DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 27 OF 60	DRAWN BY: DN





SFP Clock Recovery





TITLE: SFP Clock Recovery SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0	ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX
---	--


DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 02
SHEET 28 OF 60	DRAWN BY: DN












System Controller 4 - Config DIP

TITLE: System Controller 4 - Config DIP SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0	
ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	
DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 34 OF 60	DRAWN BY: DN

SYSCTLR I/F






Micro SD Card Connector



TITLE: Micro SD Card Connector
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0

ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 35 OF 60	DRAWN BY: DN




MGT Programmable Clock - SMAs



TITLE: MGT Programmable Clock - SMAs
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0


ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 37 OF 60	DRAWN BY: DN










Dual USB UART - EEPROM

TITLE: Dual USB UART - EEPROM SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0	
DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 38 OF 60	DRAWN BY: DN



LEDs near top right edge



Buttons - Switches - LEDs




TITLE: Buttons - Switches - LEDs
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0


ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 40 OF 60	DRAWN BY: DN

RT-ANGLE RECEPTACLE




VERTICAL MALE PIN HEADER




PMODs


TITLE: PMODs SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0		ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	
DATE: 04/03/2017:14:22		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	41	OF	60
		DRAWN BY:	DN




I2C MUXes - IO Expander

	
TITLE: I2C MUXes - IO Expander SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0	
ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	
DATE: 04/03/2017:14:36	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 42 OF 60	DRAWN BY: DN


MAXIM PMBUS PROGRAMMING CABLE




SYSCTLR I2C Level Shifter



I2C MAIN Level Shifter







SYSCTLR I2C Level Shifter



PMBUS Header - I2C Level Shifters

TITLE: PMBUS Header - I2C Level Shifters SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0	
DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 43 OF 60	DRAWN BY: DN
ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	

6-PIN MINI-FIT
AC ADAPTER (BRICK)



GND Test points


12V Power Connectors Switch



TITLE: 12V Power Connectors Switch
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0
ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 44 OF 60	DRAWN BY: DN

- 2 Maxim Regulator Inhibit Jumper
- 1 DELAY TIME AND RESET TIMEOUT PERIOD SET TO 11mS



REMOTE SENSE CONNECTIONS
AT DUT PADS

DEFAULT = 0.85V


VCCINT 40A Regulator



TITLE: VCCINT 40A Regulator SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0	ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX
---	--

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 45 OF 60	DRAWN BY: DN

- 5 VCCINT RAIL SWITCHING FREQUENCY IS 350KHZ AND SHOULD NOT BE SYNCHRONIZED TO OTHER LOWER CURRENT RAILS OPERATING AT 500 KHZ.
- 4 STRAP RESISTOR ON ADDR1 SETS IOUT_CAL_GAIN (ILIM) TO 2 MOHMS.
- 3 CONNECT AGND TO GND AT OUTPUT CAPACITORS
- 7 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER INDUCTOR L36
- 6 CONNECT ACROSS PINS OF INDUCTOR L36
- 1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.



MAX15303
INTUNE DIGITAL
POL REGULATOR

REMOTE SENSE CONNECTIONS
AT DUT PADS


DEFAULT = 0.85V

- 5 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR
- 4 CONNECT ACROSS PINS OF OUTPUT INDUCTOR
- 3 STRAP RESISTOR ON ADDR1 SETS IOUT_CAL_GAIN (ILIM) TO 2 mOHMS. THIS PARAMETER MUST BE OVERRIDDEN TO 5 mOHMS (MATCHING THE CURRENT SENSE RESISTOR) WHEN THE CONTROLLER IS CONFIGURED.
- 2 HEADER IS FOR SCOPE ATTACHMENT TO OBSERVE STEP LOAD RESPONSE.
- 1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.

TITLE: VCCBRAM 6A Regulator
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0

ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 46 OF 60	DRAWN BY: DN




- 6 TWO VOLTAGE SENSE POINTS ARE REQUIRED DUE TO THE SHAPE AND SIZE OF THE VCCAUX PLANE.
- 5 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR
- 4 CONNECT ACROSS PINS OF OUTPUT INDUCTOR
- 3 STRAP RESISTOR ON ADDR1 SETS IOUT_CAL_GAIN (ILIM) TO 2 mOHMS. THIS PARAMETER MUST BE OVERRIDDEN TO 5 mOHMS (MATCHING THE CURRENT SENSE RESISTOR) WHEN THE CONTROLLER IS CONFIGURED.
- 2 HEADER IS FOR SCOPE ATTACHMENT TO OBSERVE STEP LOAD RESPONSE.
- 1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.

VCCAUX 3A Regulator

TITLE: VCCAUX 3A Regulator
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0

ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 47 OF 60	DRAWN BY: DN



MAX15303
INTUNE DIGITAL
POL REGULATOR

I2C ADDR
0x43

REMOTE SENSE CONNECTIONS
AT DUT PADS


DEFAULT = 1.20V

VCC1V2 2A Regulator



TITLE: VCC1V2 2A Regulator SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0		ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	
DATE: 04/03/2017:14:22		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	48 OF 60	DRAWN BY: DN	

- 6 TWO VOLTAGE SENSE POINTS ARE REQUIRED DUE TO THE SHAPE AND SIZE OF THE VCC1V2 PLANE.
- 5 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR
- 4 CONNECT ACROSS PINS OF OUTPUT INDUCTOR
- 3 STRAP RESISTOR ON ADDR1 SETS IOUT_CAL_GAIN (ILIM) TO 2 mOHMS. THIS PARAMETER MUST BE OVERRIDDEN TO 5 mOHMS (MATCHING THE CURRENT SENSE RESISTOR) WHEN THE CONTROLLER IS CONFIGURED.
- 2 HEADER IS FOR SCOPE ATTACHMENT TO OBSERVE STEP LOAD RESPONSE.
- 1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.




- 6 TWO VOLTAGE SENSE POINTS ARE REQUIRED DUE TO THE SHAPE AND SIZE OF THE VCC1V8 PLANE.
- 5 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR
- 4 CONNECT ACROSS PINS OF OUTPUT INDUCTOR
- 3 STRAP RESISTOR ON ADDR1 SETS IOUT_CAL_GAIN (ILIM) TO 2 mOHMS. THIS PARAMETER MUST BE OVERRIDDEN TO 5 mOHMS (MATCHING THE CURRENT SENSE RESISTOR) WHEN THE CONTROLLER IS CONFIGURED.
- 2 HEADER IS FOR SCOPE ATTACHMENT TO OBSERVE STEP LOAD RESPONSE.
- 1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.


VCC1V8 3A Regulator

TITLE: VCC1V8 3A Regulator
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0

ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX

DATE: 04/04/2017:14:52	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 49 OF 60	DRAWN BY: DN





- 5 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER INDUCTOR L3
- 4 CONNECT ACROSS PINS OF OUTPUT INDUCTOR
- 3 STRAP RESISTOR ON ADDR1 SETS IOUT_CAL_GAIN (ILIM) TO 2 mOHMS. THIS PARAMETER MUST BE OVERRIDDEN TO 5 mOHMS (MATCHING THE CURRENT SENSE RESISTOR) WHEN THE CONTROLLER IS CONFIGURED.
- 2 HEADER IS FOR SCOPE ATTACHMENT TO OBSERVE STEP LOAD RESPONSE.
- 1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.

VADJ_FMC 10A Regulator

TITLE: VADJ_FMC 10A Regulator
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0

ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 51 OF 60	DRAWN BY: DN

NOTES


1 Capacitors should be placed as close as possible to Pin12 and 14

MGTAVCC 6A Regulator




TITLE: MGTAVCC 6A Regulator
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0
ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX


DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 52 OF 60	DRAWN BY: DN




SPLIT POWER PLANE
REMOTE SENSE CONNECTIONS
AT DUT PADS



MAX20751EKX
MULTIPHASE MASTER





NOTES


1 Capacitors should be placed as close as possible to Pin12 and 14

MGTAVTT 6A Regulator



TITLE: MGTAVTT 6A Regulator	ASSY P/N: 0432019
SCHEM, ROHS COMPLIANT	PCB P/N: 1280924
HW-U1-KCU116_REV1_0	SCH P/N: 0381757
	TEST P/N: TSSXXXXX

DATE: 04/03/2017:15:24	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 53 OF 60	DRAWN BY: DN



MGTVCCAUX 1A Regulator

TITLE: MGTVCCAUX 1A Regulator SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0		ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	
DATE: 04/03/2017:14:22		VER:	1.0
SHEET SIZE: B		REV:	01
SHEET	54	OF	60
		DRAWN BY:	DN

D

D

C


C

B

B

A

A



- 3

UTIL_3V3 RAIL SWITCHING FREQUENCY IS 400kHz AND SHOULD NOT BE SYNCHRONIZED TO OTHER LOWER CURRENT RAILS OPERATING AT 600 KHZ.
- 2

CONNECT AGND TO GND AT OUTPUT CAPACITORS
- 1

MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.
- 5

PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR
- 4

CONNECT ACROSS PINS OF OUTPUT INDUCTOR



DEFAULT = 3.30VDC

UTIL_3V3 20A Regulator

TITLE: UTIL_3V3 20A Regulator
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0

ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX

DATE: 04/03/2017:14:44	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 55 OF 60	DRAWN BY: DN




SYS_5V0 1A Regulator






TITLE: SYS_5V0 1A Regulator
SCHEM, ROHS COMPLIANT
HW-U1-KCU116_REV1_0


ASSY P/N: 0432019
PCB P/N: 1280924
SCH P/N: 0381757
TEST P/N: TSSXXXX

DATE: 04/03/2017:14:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 56 OF 60	DRAWN BY: DN







Keyed Fan Header




Power Status LEDs - Fan Ctrl

TITLE: Power Status LEDs - Fan Ctrl SCHEM, ROHS COMPLIANT HW-U1-KCU116_REV1_0	
ASSY P/N: 0432019 PCB P/N: 1280924 SCH P/N: 0381757 TEST P/N: TSSXXXX	
DATE: 04/03/2017:15:22	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 59 OF 60	DRAWN BY: DN














Power Cord





USB Micro-B Cable

USB_MICRO_CABLE



KCU116 PCIE PLATE



Mechanical Components



TITLE: Mechanical Components	ASSY P/N: 0432019
SCHEM, ROHS COMPLIANT	PCB P/N: 1280924
HW-U1-KCU116_REV1_0	SCH P/N: 0381757
	TEST P/N: TSSXXXX

DATE: 04/03/2017:14:33	VER: 1.0
SHEET SIZE: B	REV: 01
SHEET 60 OF 60	DRAWN BY: DN