VC707 IBERT Flow

Field Application Engineer

Adaptive and Embedded Computing Group (AECG)



Revision History

Date	Version	Description
10/25/23	1.0	Initial version for flow introduction.

© Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the "Information") is provided "AS-IS" with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.




Vivado 2019.2 Part

version newer than 2019.2 will not support vc707 ibert debug core


Open Vivado

Start → All Programs → Xilinx Design Tools → Vivado 2015.1 → Vivado


▶ Select Create New Project



> Click Next




➤ Set the Project name and location to ibert_bank_113 and C:/vc707_ibert; check Create project subdirectory




▶ Select RTL Project


Select Do not specify sources at this time




> Select the VC707 Board




> Click Finish




> Click on IP Catalog




> Select IBERT 7 Series GTX, v3.0 under Debug & Verification




➤ Right click on IBERT 7 Series GTX and select Customize IP...




- Set the Component name: ibert_bank_113
- Under the Protocol Definition tab
 - Silicon Version: General ES / Production
 - Protocol: LineRate: 10.000, DataWidth: 40 Refclk: 125.000 Quad Count: 1




- **▶** Under the Protocol Selection tab
- > Set QUAD_113 to
 - Custom 1 / 10.000 Gbps, and MGTREFCLK0 113




- **▶** Under the Clock Settings tab, set the System Clock:
 - LVDS, P Pin Location: E19, N Pin Location: E18




> Review the summary and click OK




> Click Generate




▶ Bank 113 IBERT design appears in Design Sources




➤ Right click on ibert_bank_113 and select Open IP Example Design...



> Set the location to C:/vc707_ibert/ibert_bank_113 and click OK





- > A new project is created
- Click Generate Bitstream





Note: The original project window can be closed


> Open and view the Implemented Design


























➤ Create Eye Scan




AMDI


APPENDIX A: Correct IBERT Flow Following Way

1. Follow the board IBERT tutorial on Xilinx Website.



2. Check the board schematic (notice the difference version cause difference pin assignment).









APPENDIX A: Correct IBERT Flow Following Way

3. Check the correct system clock and MGT Quad for testing.





4. Notice that additional FMC Card if needed for IBERT testing.

GTH Transceivers

[Figure 2-1, callout 1]

The Zynq UltraScale+ XCZU7EV MPSoC has 20 GTH gigabit transceivers (16.3 Gb/s capable) on the PL-side. The GTH transceivers in the XCZU7EV device are grouped into four channels referred to as Quads. The reference clock for a Quad can be sourced from the Quad above or the Quad below the GTH Quad of interest. There are five GTH Quads on the ZCU104 board with connectivity as listed here:

Quad 223:

- MGTREFCLK0 Not connected
- MGTREFCLK1 Not connected
- Four GTH transceivers not connected

Quad 224:

- MGTREFCLK0 Not connected
- MGTREFCLK1 Not connected
- · Four GTH transceivers not connected

Quad 225

- MGTREFCLK0 Not connected
- MGTREFCLK1 Not connected
- · Four GTH transceivers not connected

Quad 226:

- MGTREFCLKO FMC LPC GBTCLKO M2C C P/N
- MGTREFCLK1 HDMI_DRU_CLOCK_C_P/N
- Contains one GTH transceiver allocated to FMC_LPC_DP0_C2M/M2C_P/N
- Four GTH transceivers not connected

Quad 227:

- MGTREFCLK0 HDMI_8T49N241_OUT_C_P/N
- MGTREFCLK1 HDMI RX CLK C P/N
- Contains three GTH transceivers allocated to HDMI_TX/RX[0:2]_P/N
- Contains one GTH transceiver allocated to FMC_LPC_DP0_C2M/M2C_P/N

