# Vivado & Vitis — Add Your Own IP Workflow



## **Agenda**

- ➤ Vivado Add Your Own IP
- ➤ Vitis A Sample for Driving Own IP




# Vivado — Add Your Own IP






Step 1: Add Zynq Processing System IP






Step 1: Add Zynq Processing System IP






Step 1: Add Zynq Processing System IP






Step 1: Add Zynq Processing System IP




Before After




























Step 3: Edit Your Own IP





Step 3: Edit Your Own IP





Step 3: Edit Your Own IP — add output of leds

> myip\_v1\_0.v

```
★ → ¾ □ □ X // □ □
10
            // Parameters of Axi Slave Bus Interface S00 AXI
12 🖨
            parameter integer C_S00_AXI_DATA_WIDTH = 32,
13
            parameter integer C_S00_AXI_ADDR_WIDTH = 4
14
15
16
            // Users to add ports here
            output [7:0] led,
            // User ports ends
19 ⊜
            // Do not modify the ports beyond this line
20
            // Ports of Axi Slave Bus Interface S00 AXI
23 🖨
24
             input wire s00_axi_aclk,
             input wire s00 axi aresetn,
             input wire [C_S00_AXI_ADDR_WIDTH-1: 0] s00_axi_awaddr,
26
             input wire [2:0] s00 axi awprot,
             input wire s00_axi_awvalid,
28
            output wire s00 axi awready.
```



Step 3: Edit Your Own IP — add output of leds

> myip\_v1\_0.v

```
46 : // Instantiation of Axi Bus Interface S00 AXI
        myip v1 0 S00 AXI # (
48
             .C S AXI DATA WIDTH(C SOO AXI DATA WIDTH),
             .C_S_AXI_ADDR_WIDTH(C_SOO_AXI_ADDR_WIDTH)
49
         ) myip_v1_0_S00_AXI_inst (
50
             .led(led),
             .S_AXI_ACLK(s00_axi_aclk),
             .S_AXI_ARESETN(s00_axi_aresetn),
53
             .S_AXI_AWADDR(s00_axi_awaddr),
54
             .S AXI AWPROT(s00 axi awprot),
             .S AXI AWVALID(s00 axi awvalid),
56
57
             .S AXI AWREADY(s00 axi awready),
             .S AXI WDATA(s00 axi wdata),
58
             .S_AXI_WSTRB(s00_axi_wstrb),
59
             .S_AXI_WVALID(s00_axi_wvalid),
60
             .S_AXI_WREADY(s00_axi_wready),
61
             .S_AXI_BRESP(s00_axi_bresp),
62
```




- Step 3: Edit Your Own IP add output of leds
  - > myip\_v1\_0\_S00\_AXI.v

```
module myip_v1_0_S00_AXI #
              // Users to add parameters here
              // User parameters ends
              // Do not modify the parameters beyond this line
              // Width of S AXI data bus
              parameter integer C_S_AXI_DATA_WIDTH = 32,
              // Width of S AXI address bus
13
              parameter integer C_S_AXI_ADDR_WIDTH = 4
14
15
16
              // Users to add ports here
              output [7:0] led,
              // User ports ends
20
              // Do not modify the ports beyond this line
              // Global Clock Signal
```



- Step 3: Edit Your Own IP add output of leds
  - > myip\_v1\_0\_S00\_AXI.v






- Step 3: Edit Your Own IP add output of leds
  - > myip\_v1\_0\_S00\_AXI.v

```
Q 🕍 🛧 🥕 🐰 🖺 🖍 📈 🎟 🔉
117
118
         // I/O Connections assignments
119
         assign S_AXI_AWREADY = axi_awready;
120
         assign S_AXI_WREADY = axi_wready;
121
         assign S_AXI_BRESP = axi_bresp;
122
         assign S_AXI_BVALID = axi_bvalid;
123
         assign S_AXI_ARREADY = axi_arready;
124
         assign S_AXI_RDATA = axi_rdata;
125
126
         assign S_AXI_RRESP = axi_rresp;
         assign S_AXI_RVALID = axi_rvalid;
127
128
         assign led = slv_reg0;
         // Implement axi awready generation
130 ♀
131
         // axi awready is asserted for one S AXI ACLK clock cycle when both
         // S AXI AWVALID and S AXI WVALID are asserted, axi awready is
132
         // de-asserted when reset is low.
133 ⇔
134
         always @( posedge S AXI ACLK )
135 \⊕
136 ⊜
         begin
```




Step 3: Edit Your Own IP — merge changes and package






Step 3: Edit Your Own IP — merge changes and package






Step 3: Edit Your Own IP — merge changes and package

































Step 5: Generate XSA file for Vitis







Step 5: Generate XSA file for Vitis





Step 5: Generate XSA file for Vitis









# Vitis — A Sample for Driving Own IP




#### **Create Platform**








#### **Create Application**







#### **Vitis Build Problem**

Can't Build Own IP

```
"Compiling own_ip_for_leds..."

arm-xilinx-eabi-gcc.exe: error: *.c: Invalid argument
arm-xilinx-eabi-gcc.exe: fatal error: no input files
compilation terminated.
make[2]: *** [Makefile:18: libs] Error 1
make[1]: *** [Makefile:46: ps7_cortexa9_0/libsrc/own_ip_for_leds_v1_0/src/make.libs] Error 2
make: *** [Makefile:18: all] Error 2
Failed to build the bsp sources for domain - standalone_domain
Failed to generate the platform.
Reason: Failed to build the zynq_fsbl application.
```



#### **Vitis Build Problem**

- Solution modify the makefile
  - hw\drivers\<your IP name>\src\Makefile
  - 2. ps7\_cortexa9\_0\standalone\_domain\bsp\ps7\_cortexa9\_0\libsrc\<your IP name>\src\Makefile
  - 3. zynq\_fsbl\zynq\_fsbl\_bsp\ps7\_cortexa9\_0\libsrc \<your IP name>\ src\Makefile

```
1 COMPILER=
 2 ARCHIVER=
 3 CP=cp
 4 COMPILER FLAGS=
 5 EXTRA COMPILER FLAGS=
 6 LIB=libxil.a
8 RELEASEDIR=../../lib
9 INCLUDEDIR=../../include
10 INCLUDES=-I./. -I${INCLUDEDIR}
12 INCLUDEFILES=*.h
13 LIBSOURCES=*.c
140UTS = *.0
15
16 libs:
      echo "Compiling own_ip_for_leds..."
      $(COMPILER) $(COMPILER FLAGS) $(EXTRA COMPILER FLAGS) $(INCLUDES) $(LIBSOURCES)
19
      $(ARCHIVER) -r ${RELEASEDIR}/${LIB} ${OUTS}
20
      make clean
21
22 include:
      ${CP} $(INCLUDEFILES) $(INCLUDEDIR)
24
25 clean:
      rm -rf ${OUTS}
```

```
1 COMPILER=
 2 ARCHIVER=
 3 CP=cp
 4 COMPILER FLAGS=
 5 EXTRA_COMPILER_FLAGS=
 6 LIB=libxil.a
 8 RELEASEDIR=../../lib
9 INCLUDEDIR=../../include
10 INCLUDES=-I./. -I${INCLUDEDIR}
12 INCLUDEFILES=$(wildcard *.h)
13 LIBSOURCES=$(wildcard *.c *.cpp)
14 OUTS = $(addsuffix .o, $(basename $(wildcard *.c)))
16 OBJECTS = $(addsuffix .o, $(basename $(wildcard *.c *.cpp)))
17 ASSEMBLY OBJECTS = $(addsuffix .o, $(basename $(wildcard *.S)))
19 libs:
      echo "Compiling myip..."
21
      $(COMPILER) $(COMPILER FLAGS) $(EXTRA COMPILER FLAGS) $(INCLUDES) $(LIBSOURCES)
      $(ARCHIVER) -r ${RELEASEDIR}/${LIB} ${OUTS}
23
      make clean
24
25 include:
      ${CP} $(INCLUDEFILES) $(INCLUDEDIR)
27
28 clean:
      rm -rf ${OUTS}
```



#### **Example Code**

Light the Leds

```
#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "xparameters.h"
int main()
    init_platform();
                              You can check this variable in "xparameters.h" to find your own ip name
    volatile unsigned int *led = (unsigned int *)XPAR_OWN_IP_FOR_LEDS_0_LED_AXI_BASEADDR;
    while(1) {
        *led = 255;
    cleanup_platform();
    return 0;
```



#### Results

