KV260 YOLOv3 Custom Data 開發

A. Training YOLOv3 model (使用 GPU)

Step01: Download dk_yolov3_voc_416_416_65.42G_2.0

download link:

https://www.xilinx.com/bin/public/openDownload?filename=dk yolov3 voc 416 416 65.42G 2.0.zip

cd dk_yolov3_voc_416_416/

Step02: 下載 darknet

KV260_YOLOv3/dk_yolov3_voc_416_416\$ git clone https://github.com/AlexeyAB/darknet

Step03: 修改 yolov3-voc.cfg

從 darnet/cfg 複製 yolov3-voc.cfg 到 darnet/ 目錄,再進行修改如下:

line3: batch=64


line4: subdivisions=16

line20: max_batches = 4000 line22: steps=3500,3800

line611: classes=2
line695: classes=2
line779: classes=2

line605: filters=21 line689: filters=21 line773: filters=21

Step04: 準備訓練資料 (VOC 格式)



2007 train.txt (68 張)

2007 val.txt (5 張)

資料擺放位置:

```
1 tul@tul-fpga:~/TUL FPGA/Vitis-AI/1 KV260 YOLOv3/dk yolov3 voc 416 416$ tree VOCdevkit/
  VOCdevkit/
 3
       V0C2007
           Annotations
 5
               WIN_20220222_14_50_06_Pro.xml
 6
               WIN_20220222_14_50_21_Pro.xml
 7
 8
               WIN 20220222 15 32 10 Pro.xml
 9
               WIN_20220222_15_32_21_Pro.xml
10
           ImageSets
11
             - Main
12
                   test.txt
13
                   train.txt
14
                   trainval.txt
15
                   val.txt
16
           JPEGImages
17
               WIN 20220222 14 50 06 Pro.jpg
18
               WIN_20220222_14_50_21_Pro.jpg
19
20
             — WIN_20220222_15_32_10_Pro.jpg
21
             WIN_20220222_15_32_21_Pro.jpg
22
23
24 6 directories, 230 files
25 (base) tul@tul-fpga:~/TUL FPGA/Vitis-AI/1 KV260 YOLOv3/dk yolov3 voc 416 416$
```

Step05: Create data/obj.data

```
Open▼ P obj.data

-/TUL_FPGA/Vitis-Al/1_KV260_VOLOV3/dk_yolov3... Save

1 classes= 2
2 train = data/2007_train.txt
3 valid = data/2007_val.txt
4 names = data/obj.names
5 backup = backup/
```

Step06: Create data/obj.names



Step07: 開始訓練

下載 darknet53.conv.74 預訓練模型


Link: wget https://pjreddie.com/media/files/darknet53.conv.74

./darknet detector train data/obj.data yolov3-voc.cfg darknet53.conv.74 -dont_show

(訓練大約 6 個小時左右)

Step08: 測試模型

./darknet detector demo data/obj.data yolov3-voc.cfg backup/yolov3-voc_final.weights test_video/WIN_mainboard_20220222_15_41_59_Pro.mp4 -out_filename test_video/detect_WIN_mainboard_20220222_15_41_59_Pro.avi -dont_show



B. 模型轉換

Step01: 啟動 Vitis-AI 環境

選擇 caffe docker, 執行 conda activate vitis-ai-caffe

Step02: 轉換 darnet model 成 cafee model

從 https://github.com/Xilinx/Vitis-AI/tree/master/models/AI-Model-Zoo/caffe-xilinx

下載 caffe-xilinx

cp -r models/AI-Model-Zoo/caffe-xilinx/ 1_KV260_YOLOv3/caffemodel/

cp -r darknet/backup/yolov3-voc_final.weights caffemodel/scripts/yolov3_mainboard.weights

cp -r darknet/yolov3-voc.cfg caffemodel/scripts/yolov3_mainboard.cfg

cd caffemodel/scripts/

python convert.py yolov3_mainboard.cfg yolov3_mainboard.weights yolov3_mainboard.prototxt yolov3_mainboard.caffemodel

轉換後,得到 caffe 模型如下:

Step03: Quantization 量化模型

➤ 修改 yolov3_mainboard.prototxt

```
#-----
#FIX /home/tul/TUL_FPGA/Vitis-AI/1_KV260_YOLOv3/dk_yolov3_voc_416_416/yolov3_mainboard.prototxt
name: "Darkent2Caffe"
#input: "data"
#input dim: 1
#input dim: 3
#input dim: 416
#input dim: 416
####Change input data layer to VOC validation images #####
layer {
   name: "data"
   type: "ImageData"
   top: "data"
   top: "label"
   include {
    phase: TRAIN
   transform param {
     mirror: false
     yolo_height:416 #change height according to Darknet model
     yolo width:416
                    #change width according to Darknet model
   image data param {
     source: "./quant.txt" #list of calibration imaages
     root folder: "./trainset/" #path to calibartion images
     batch size: 1
     shuffle: false
#####No changes to the below layers####
layer {
   bottom: "data"
```

➤ 建立 quant.txt (裡面包含影像路徑和類別)

```
WIN_20220222_14_54_02_Pro.jpg 0
WIN_20220222_15_20_50_Pro.jpg 0
WIN_20220222_15_01_50_Pro.jpg 1
WIN_20220222_15_04_47_Pro.jpg 1
WIN_20220222_14_53_49_Pro.jpg 0
WIN_20220222_14_52_33_Pro.jpg 0
WIN_20220222_15_05_31_Pro.jpg 1
WIN_20220222_15_05_31_Pro.jpg 1
```

top: "layer0-conv"
name: "layer0-conv"

▶ 量化指令

vai_q_caffe quantize -model yolov3_mainboard.prototxt -keep_fixed_neuron -calib_iter 9 -weights yolov3_mainboard.caffemodel -sigmoided_layers layer81-conv,layer93-conv,layer105-conv -output_dir quantized/ -method 1

```
I0518 22:23:25.441605 91 vai_q.cpp:360] Start Deploy
I0518 22:23:31.734006 91 vai_q.cpp:368] Deploy Done!

-------
Output Quantized Train&Test Model: "quantized/quantize_train_test.prototxt"
Output Quantized Train&Test Weights: "quantized/quantize_train_test.caffemodel"
Output Deploy Weights: "quantized/deploy.caffemodel"
Output Deploy Model: "quantized/deploy.prototxt"
(vitis-ai-caffe) Vitis-AI /workspace/1_KV260_YOLOv3/dk_yolov3_voc_416_416 >
```

量化後,得到4個檔案如下:

Step04: Model Compliation

編譯前,需要先修改 quantize results/deploy.prototxt 如下:

```
layer {
 name: "data"
 type: "Input"
 top: "data"
 input_param {
   shape {
     dim: 1
     dim: 3
     dim: 416
     dim: 416
 }
layer {
 name: "layer0-conv"
 type: "Convolution"
 bottom: "data"
 top: "layer0-conv"
 param {
   lr mult: 1
   decay_mult: 1
 param {
   1r mult: 1
   decay_mult: 0
 phase: TRAIN
 convolution param {
   num_output: 32
   bias term: true
   pad: 1
   kernel_size: 3
    stride: 1
```

- ▶ 建立 compiled 為輸出目錄
- ▶ 建立 arch.json 檔案

```
#FIX arch.json
{
    "target": "DPUCZDX8G_ISA0_B3136_MAX_BG2"
}
```

▶ 執行 compiler

vai_c_caffe --prototxt quantized/deploy.prototxt --caffemodel quantized/deploy.caffemodel --arch
arch.json --output_dir compiled/ --net_name yolov3_mainboard --options
"{'mode':'normal','save kernel':''}"

▶ 編譯後,得到 xmodel

Step05: 建立 Create /compiled/yolov3_mainboard.prototxt

```
model {
  name: "yolov3_mainboard"
  kernel {
     name: "yolov3 mainboard"
     mean: 0.0
     mean: 0.0
     mean: 0.0
     scale: 0.00390625
     scale: 0.00390625
     scale: 0.00390625
  }
  model_type : YOLOv3
  yolo_v3_param {
   num classes: 2
    anchorCnt: 3
    layer_name: "81"
    layer_name: "93"
    layer name: "105"
    conf threshold: 0.3
    nms threshold: 0.45
    biases: 116
    biases: 90
    biases: 156
    biases: 198
    biases: 373
    biases: 326
    biases: 30
    biases: 61
    biases: 62
    biases: 45
    biases: 59
   biases: 119
    biases: 10
    biases: 13
   biases: 16
    biases: 30
    biases: 33
   biases: 23
    test mAP: false
```

其中:

layer_name 分別為模型 sigmoided_layers 層 81,93,105 biases 值,參考 yolov3-voc.cfg anchors 值

```
yolov3-voc.cfg

-/TUL_FPGA/Vitis-AI/1_KV260_YOLOV3/dk_yolov3_voc_416_416/darknet

773 filters=21
774 activation=linear
775
776 [yolo]
777 mask = 0,1,2
778 anchors = 10,13, 16,30, 33,23, 30,61, 62,45, 59,119, 116,90, 156,198, 373,326
779 classes=2
780 num=9
781 jitter=.3
782 ignore_thresh = .5
783 truth_thresh = 1
784 random=1
785
```

Step06: 建立 yolov3_mainboard/ 目錄

複製 compiled 所有檔案到 yolov3_mainboard/ 目錄下

```
(vitis-ai-caffe) Vitis-AI /workspace/1_KV260_YOLOV3/dk_yolov3_voc_416_416 > mkdir yolov3_mainboard
(vitis-ai-caffe) Vitis-AI /workspace/1_KV260_YOLOV3/dk_yolov3_voc_416_416 > cp -r compiled/* yolov3_mainboard/
(vitis-ai-caffe) Vitis-AI /workspace/1_KV260_YOLOV3/dk_yolov3_voc_416_416 >
(vitis-ai-caffe) Vitis-AI /workspace/1_KV260_YOLOV3/dk_yolov3_voc_416_416 > tree yolov3_mainboard
yolov3_mainboard
|-- md5sum.txt
|-- meta.json
|-- yolov3_mainboard.prototxt
|-- yolov3_mainboard.xmodel
0 directories, 4 files
(vitis-ai-caffe) Vitis-AI /workspace/1_KV260_YOLOV3/dk_yolov3_voc_416_416 >
```

Step07: 建立另一 maindetect/ 目錄

在目錄裡,建立以下4個檔案:

以下為每個檔案內容:

aiinference.json

drawresult.json

label.json

```
tul@tul-fpga:~/TUL_FPGA/Vitis-AI/1_KV260_YOLOV3/dk_yolov3_voc_416_416/maindetect$ cat label.json
{
    "model-name": "yolov3_mainboard",
    "num-labels": 2,
    "labels" :[
        {
            "name": "nonpaste",
            "label": 0,
            "display_name" : "nonpaste"
        },
        {
                "name": "thermalpaste",
            "label": 1,
            "display_name" : "thermalpaste"
        }
    }
}
tul@tul-fpga:~/TUL_FPGA/Vitis-AI/1_KV260_YOLOV3/dk_yolov3_voc_416_416/maindetect$
```

preprocess.json

C. KV260 AOI 檢測

Step01: SDCard 設定

參考 Link:

https://xilinx.github.io/kria-apps-docs/main/build/html/docs/smartcamera/docs/app deployment.html 燒錄官方提供 .img 到 SDCard 後,啟動系統

開機,輸入名稱和密碼

名稱: petalinux

密碼: tul

(密碼第一次開機由使用者設定)

Step02: 取得 application package

sudo xmutil getpkgs

Step03: 安裝 kv260 package

sudo dnf install packagegroup-kv260-smartcam.noarch

Step04: 複製檔案到 SDCard

使用以下指令: (kv260 SDCard IP 為 192.168.91.64)

scp -r yolov3 mainboard petalinux@192.168.91.64:~/

scp -r maindetect petalinux@192.168.91.64:~/

```
(vitis-ai-caffe) Vitis-AI /workspace/1_KV260_YOLOv3/dk_yolov3_voc_416_416 > scp -r maindetect petalinux@192.168.91.64:~/
The authenticity of host '192.168.91.64 (192.168.91.64)' can't be established.
RSA key fingerprint is SHA256:UDZrMqt44uisSU8ykzNfwyplFjSfOKL2uoN9t5RurYk
Are you sure you want to continue connecting (yes/no)? yes
Warning: Permanently added '192.168.91.64' (RSA) to the list of known hosts.
petalinux@192.168.91.64's password:
                                                                                                      100% 543
                                                                                                                    1.3MB/s
                                                                                                                              00:00
aiinference.json
preprocess
                                                                                                      100% 447
                                                                                                                    1.4 \mathrm{MB/s}
                                                                                                                              00:00
                                                                                                      100% 266
                                                                                                                    1.1MB/s
                                                                                                                              00:00
drawresult.
                                                                                                      100% 807
                                                                                                                    2.2MB/s
                                                                                                                              00:00
(vitis-ai-caffe) Vitis-AI /workspace/1 KV260 YOLOv3/dk yolov3 voc 416 416 >
```

```
    (vitis-ai-caffe)
    Vitis-AI /workspace/1_KV260_YOLOV3/dk_yolov3_voc_416_416 > scp -r yolov3_mainboard petalinux@192.168.91.64:~/

    petalinux@192.168.91.64's password:
    100% 182 378.4KB/s 00:00

    weta.json
    100% 686 2.4MB/s 00:00

    yolov3_mainboard.pr
    100% 266 852.8KB/s 00:00

    label.json
    100% 266 852.8KB/s 00:00

    yolov3_mainboard.xmodel
    100% 63MB 41.5MB/s 00:01

    mdSsum.txt
    100% 33 108.6KB/s 00:00

    (vitis-ai-caffe)
    Vitis-AI /workspace/1_KV260_YOLOV3/dk_yolov3_voc_416_416 >
```

Step05: 模型配置

執行以下指令:

sudo scp -r maindetect /opt/xilinx/share/ivas/smartcam/ sudo scp -r yolov3_mainboard /opt/xilinx/share/vitis_ai_library/models/kv260-smartcam/

Step06: 啟動 kv260-smartcam application

sudo xmutil unloadapp sudo xmutil loadapp kv260-smartcam

Step07: 執行程式

xilinx-k26-starterkit-2020_2:~\$ sudo su -1 root

sudo xmutil unloadapp

sudo xmutil loadapp kv260-smartcam

#FOR video file:

sudo smartcam --file /home/petalinux/test.h264 -i h264 -W 1920 -H 1080 -r 30 --target dp --aitask maindetect

#FOR mipi camera:

sudo smartcam --mipi -W 1920 -H 1080 --target dp --aitask maindetect