

Introduction to the Vitis Al Development Environment

Xilinx Product Families: A Broad Portfolio


Best-in-Class FPGA & 3D IC Portfolio



Expanding Our Portfolio with System-on-Modules







A Wide Range of Deployment Methods



Design Path for Any Developer

TIME

Al Developer



Customize Al Model

Custom Al application, Al processor configured to your requirements



Embedded Developer



Application SW

Customize application SW targeting Arm Cortex-A53 processing subsystem



Software Developer



Customize Vision Pipeline

Change and accelerate vision pre- and post-processing purely in SW dev environment



HW Developer



Optional, Not Required

Full Custom RTL Development


Ultimate flexibility for HW acceleration & differentiation






Let's Use an Example: Smart Camera Accelerated Application Face Detection + Network & Display

- ▶ First, evaluate application by quickly running face detection demo with a local display
- ▶ Supports Region of Interest encoding over RTSP for video surveillance & analytics applications
- Capable of ML benchmarking



Design with Vitis AI to Customize Your AI Models

- Use Vitis™ AI to swap in your own custom AI model (running on DPU)
- Use your preferred framework (TensorFlow, PyTorch, Caffe)
- Leverage familiar optimization and profiling tools to improve AI performance and efficiency



AI

Developer

Vitis Al

Caffe O PyTorch **TensorFlow 1** TensorFlow **Frameworks** Vitis Al Models Open source, Al Quantizer Al Compiler Al Optimizer Vitis Al up to 10-20x Development Kit Al Library AI Runtime Al Profiler easily **XRT** Unified runtime DSA **CNN DPU** LSTM DPU MLP DPU

90+ pretrained, optimized reference models

performance improvement


Open-source libraries to achieve optimization

enables edge to cloud


Tensor based ISA for true software programmability



Build: Comprehensive Development Tool Suite



Deploy: Embedded Deployment





Deploy: Single Server Deployment





Introducing Vitis Al Model Zoo

Comprehensive model repository

- Support 4 main-stream frameworks
 - Pytorch, TF, TF2 and Caffe
- ▶ 134+ ready-to-use CNN models
- More popular applications supported
 - ADAS/Autonomous driving, smart medical, smart city, data center, etc.

Advanced optimization applied

- Pruned model with competitive performance on different Xilinx platforms
- DAS-facing design methods adopted
 - Innovated model structure

Multi-task

Easy to use algorithm solutions

- Open and free on Github for all developers
- Provided accuracy evaluation and quantization scripts
- Comprehensive model information included

Deployable from edge to cloud

- Fully tested and deployed on all Vitis Al supported platforms
 - Zyny7000/ZU+/Alveo and Versal
- Retrainable with custom dataset



Vitis Al Model Zoo

Vitis Al Model Zoo

Vitis Al Model Zoo Repository:

https://github.com/Xilinx/Vitis-Al/tree/2.5/model_zoo



Open and free for all developers

Rich models from TensorFlow and Caffe and PyTorch

Caffe O PyTorch
TensorFlow

Advanced optimization, including **PRUNING** applied

Retrainable with **CUSTOM** dataset

S.No.	Application	Model	Name	Framework	Backbone	Input Size	OPS per image	Training Set	Val Set	Float (Top1,Top5) /mAP/mloU	Quantized (Top1,Top5) /mAP/mloU
1.	Image Classification	resnet50	cf_resnet 50_image net_224_2 24_7.7G	caffe	resnet50	224*224	7.7G	ImageNet Train	ImageNet Validation	0.74828 / 0.92135	0.7338 / 0.9130


Getting Started


- Downloading the Vitis AI development kit
 - Available via Docker Hub: https://hub.docker.com/r/xilinx/vitis-ai/tags
 - Consists of the following two packages
 - Tools Docker container xilinx/vitis-ai
 - Vitis Al runtime package for edge
 - https://github.com/Xilinx/Vitis-Tutorials
 - VITIS AI PYTORCH
- Evaluation boards that are supported by Vitis Al development kit v1.1 ~ v2.5
 - Cloud: Xilinx Alveo™ cards U200, U250, and U50
- Edge: Xilinx MPSoC evaluation boards ZCU102 and ZCU104 and Kria KV260 Kit and Versal Al Core Series VCK190 Kit


- 1. Install the docker
- 2. Ensure Linux user is in the group docker
- 3. Clone the Vitis-Al repository: git clone https://github.com/Xilinx/Vitis-AI cd Vitis-AI
- 4. Run the docker container ./docker_run.sh Xilinx/vitis-ai
- 5. Get started with examples



Vitis AI Development Flow







Vitis Al For Edge (KV260) Platform Design Flow

Vitis-Tutorials/Vitis_Platform_Creation/Design_Tutorials/01-Edge-KV260 at 2021.2 · Xilinx/Vitis-Tutorials · GitHub

https://github.com/Xilinx/Vitis-Tutorials/tree/2022.1/Vitis_Platform_Creation/Feature_Tutorials/02_petalinux_customization

Vitis-Al/README.md at master · Xilinx/Vitis-Al · GitHub

步驟 1

建立 Vivado 硬件設計並生成 XSA

步驟 2

使用 PetaLinux 建立軟件組件

步驟 3


建立 Vitis + DPU Platform

步驟 4


測試平台



Vitis Al For Edge Design Flow



Application Development Flow Using Supported Frameworks




Vitis Al Development Kit – CNN

Optimizer Quantizer Compiler



Direct Framework Compilation In Minutes








Vitis AI Optimizer

- World's leading model compression technology
 - Iterative, coarse-grained pruning
 - Reduce model size 5 30x
 - Increase performance 2 10x
 - Minimal accuracy loss, <1%
- Support mainstream frameworks
 - Tensorflow 1.x, Tensorflow 2.x, Pytorch, Caffe and DarkNet
- Easy-to-use with simplified APIs
- Commercial license available
 - Optimizer Member Lounge:
 - https://www.xilinx.com/member/ai_optimizer.html
 - Please contact your Xilinx sales representative



Check more optimized models on Github Al Model Zoo

Model	Pruning Ratio	Operation (GOP)	Latency (ms)*	Throughput (FPS)**
RefineDet	-	123	115	18
	80%	25	31	76
	92%	10	16	154
	96%	5	12	228

^{*} Latency is measured with a single thread

^{**} Throughput is measured on ZCU104, with dual B4096 cores integrated






Al Quantizer and Al Compiler



Vitis Al Development Environment





Inference Process

Process of inference:

Computation intensive


High memory bandwidth

Requires:

Low latency and high throughput


Quantization and pruning techniques:

- Achieve high performance
- High energy efficiency





Quantization



Converting 32-bit floating-point to 8-bit integer (INT8)

Trained neural networks (model) are in 32-bit floating-point

Vitis AI quantizer can reduce computing complexity without losing prediction accuracy

Vitis Al quantizer supports:

TensorFlow (vai_q_tensorflow)
Caffe (vai_q_caffe)
Pytorch (vai_q_pytorch)




Vitis Al Quantizer Flow

Caffe: prototxt and caffemodel TensorFlow: frozen GraphDef

Folds batchnorms Removes useless nodes

Calibration
Dataset
(without labels)

This file is the input to Al Compiler to generate DPU ELF





Quantizer for Caffe: vai_q_caffe

Vitis AI quantizer for Caffe

vai_q_caffe

vai_q_caffe: Required input files

float.prototxt

float.caffemodel

Calibration dataset

Caffe floating-point network model prototxt file

Pre-trained Caffe floatingpoint network model

A subset of the training set

```
Run Al qua to generate a
```

```
vai_q_caffe quantize -model ${CF_NETWORK_PATH}/float/trainval.prototxt \
     -weights ${CF_NETWORK_PATH}/float/float.caffemodel \
     -output_dir ${CF_NETWORK_PATH}/vai_q_output \
     -calib_iter 2 \
     -test_iter 10 \
     -auto_test \
```

Quantizer for Caffe: vai_q_caffe

Run Al quantizer for Caffe to generate a fixed-point model

vai_q_caffe quantize -model float.prototxt -weights
float.caffemodel [OPTIONS]

vai_q_caffe: Output files

deploy.prototxt

deploy.caffemodel

quantize_train_test.prototxt

quantize_train_test.caffemodel

These files are used as input files to the compiler

These files are used to test the accuracy on the GPU/CPU; can be used as input files to quantize finetuning



Quantizer for Caffe: vai_q_caffe Usage

Run Al quantizer for Caffe to generate a fixed-point model

vai_q_caffe quantize -model float.prototxt -weights
float.caffemodel [OPTIONS]

Name	Туре	Optional	Default	Description
model	String	Required	-	Floating-point prototxt file
weights	String	Required	-	Pre-trained floating-point weights
weights_bit	Int32	Optional	8	Bit width for quantized weight and bias
data_bit	Int32	Optional	8	Bit width for quantized activation
method	Int32	Optional	1	Quantization methods, including 0 for non-overflow and 1 for min-diffs
calib_iter	Int32	Optional	100	Maximum iterations for calibration
auto_test	Bool	Optional	FALSE	Run test after calibration, test dataset required
test_iter	Int32	Optional	50	Maximum iterations for testing
output_dir	String	Optional	quantize_result	Output directory for the quantized results
gpu	String	Optional	0	GPU devide ID and calibration and test
ignore_layers	String	Optional	None	List of layers to ignore during quantization
ignore_layers_file	String	Optional	None	Protobuf file which defines the layers to ignore during quantization, starting with ignore_layers

vai_q_caffe Quantize Finetuning

Run Al quar	ntizer	for	Caffe
for finetunir	ıg		

vai_q_caffe quantize finetune -solver solver.prototxt -weights
quantize_results/quantize_train_test.caffemodel -gpu all

Assign the training dataset

fix_train_test.prototxt

Create a solver for finetuning

solver.prototxt

Run the command to start finetuning

vai_q_caffe quantize finetune -solver solver.prototxt -weights
quantize_results/quantize_train_test.caffemodel -gpu all

Run the command to deploy the finetuned model

vai_q_caffe deploy -model quantize_results/quantize/_train_test.prototxt
-weights finetuned_iter10000.caffemodel -gpu 0 -output-dir deploy_output



Quantizer for TensorFlow: vai_q_tensorflow

Vitis AI quantizer for TensorFlow

vai_q_tensorflow

vai_q_tensorflow: Required input files

frozen_graph.pb

input_fn

Calibration dataset

Floating-point frozen inference graph

Function to convert the calibration dataset

A subset of the training set

```
Run Al quantizer for TensorFlow to generate a fixed-point model
```

Quantizer for TensorFlow: vai_q_tensorflow

Run Al quantizer for TensorFlow to generate a fixed-point model

vai_q_tensorflow: Output files

deploy_model.pb

quantize_eval_model.pb

Quantized model for VAI compiler

Quantized model for evaluation

Run the command to dump the quantize simulation results

```
vai_q_tensorflow dump \
--input_frozen_graph quantize_results/quantize_eval_model.pb \
--input_fn dump_input_fn \
--max_dump_batches 1 \
--dump_float 0 \
--output_dir quantize_results
```

Getting the Frozen Inference Graph

Run the command to dump the quantize simulation results


```
freeze_graph \
--input_graph /tmp/inception_v1_inf_graph.pb \
--input_checkpoint /tmp/checkpoints/model.ckpt-1000 \
--input_binary true \
--output_graph /tmp/frozen_graph.pb \
--output_node_names InceptionV1/Predictions/Reshape_1
```

For more information

freeze_graph --help



Vitis AI Compiler



Vitis Al compiler is a domain-specific compiler

Vitis AI compiler for Caffe

vai_c_caffe

Vitis AI compiler for TensorFlow

vai_c_tensorflow



Vitis AI Compiler Common Options for Cloud and Edge

Vitis AI compiler for Caffe

vai_c_caffe

Vitis AI compiler for TensorFlow

vai_c_tensorflow

Parameters	Description
arch	DPU architecture configuration file for VAI_C compiler in JSON format. It contains the dedicated options for cloud and edge DPU during compilation.
prototxt	Path of Caffe prototxt file for the compiler vai_c_caffe. This option is only required while compiling the quantized Caffe model generated by vai_q_caffe.
caffemodel	Path of Caffe caffemodel file for the compiler vai_c_caffe. This option is only required while compiling the quantized Caffe model generated by vai_q_caffe.
frozen_pb	Path of TensorFlow frozen protobuf file for the compiler vai_c_tensorflow. This option is only required by the quantized TensorFlow model generated by vai_q_tensorflow.
output_dir	Path of output directory of vai_c_caffe and vai_c_tensorflow after the compilation process.
net_name	Name of DPU kernel for network model after compilation by VAI_C.
options	The list for the extra options for cloud or edge DPU in the format of 'key':'value'. If there are multiple options to be specified, they are separated by ',', and if the extra option has no value, an empty string must be provided. For example:options "{'cpu_arch':'arm32', 'dcf':'/home/edge-dpu/zynq7020.dcf', 'save_kernel':''}"



Vitis Al Compiler – Cloud Flow: Caffe

DPU-V1 (formerly known as xfDNN) front-end compilers

The basic Caffe compiler interface comes with simplified help

Four output files:

- compiler.json
- quantizer.json
- weights.h5
- meta.json

```
vai c caffe -help
* VITIS AI Compilation - Xilinx Inc.
usage: vai c caffe.py [-h] [-p PROTOTXT] [-c CAFFEMODEL] [-a ARCH]
                    [-o OUTPUT DIR] [-n NET NAME] [-e OPTIONS]optional
arguments:
-h, --help show this help message and exit
-p PROTOTXT, --prototxt PROTOTXT
                   prototxt
-c CAFFEMODEL, --caffemodel CAFFEMODEL
                   caffe-model
-a ARCH, --arch ARCH json file
-o OUTPUT DIR, --output dir OUTPUT DIR
                   output directory
-n NET NAME, --net name NET NAME
                   prefix-name for the outputs
-e OPTIONS, --options OPTIONS
                   extra options
```

vai_c_caffe.py -p MODEL -c WEIGHT -a vai/dpuv1/tools/compile/arch.json
-o WORK -n cmd -e OPTIONS

Vitis Al Compiler – Cloud Flow: TensorFlow

DPU-V1 (formerly known as xfDNN) front-end compilers

The basic TensorFlow compiler interface comes with simplified help

```
********************
                * VITIS AI Compilation - Xilinx Inc.
                usage: vai c tensorflow.py [-h] [-f FROZEN PB] [-a ARCH] [-o OUTPUT DIR]
                                        [-n NET NAME] [-e OPTIONS] [-q]
                optional arguments:
                -h, --help show this help message and exit
                -f FROZEN PB, --frozen pb FROZEN PB
                                    prototxt
                -a ARCH, --arch ARCH ison file
                -o OUTPUT DIR, --output dir OUTPUT DIR
                                    output directory
                -n NET NAME, --net name NET NAME
                                    prefix-name for the outputs
                -e OPTIONS, --options OPTIONS
                                    extra options
                -q, --quant info extract quant info
vai c tensorflow.py --frozen pb deploy.pb --net name cmd --options
"{'placeholdershape': {'input tensor' : [1,224,224,3]}, 'quant cfgfile':
```


'fix info.txt'}" --arch arch.json --output dir work/temp



Introduction to the Deep Learning Processor Unit (DPU)

Vitis AI: Trained Model to Deployment in Minutes

Full AI Software Stack Support





Deep Learning Processor Unit (DPU)

Deep Learning Processor Unit (DPU)

- > Optimized engine for deep neural networks
- > Parameterizable IP cores
- > Pre-implemented on the hardware
- > Accelerates the computing workloads of deep learning inference algorithms





High



DPUv4E, Throughput optimized

- VCK5000, 384AIE-core, max 8PE
- Popular CNN models, MLPerf
- Higher throughput with low latency to compete against T4

DPU for Versal ACAP - New in Vitis Al 1.4

- Higher performance, lower latency
- Configurable IPs
- Shared AI quantizer, compiler, VART, models, etc.



xvDPU, Latency optimized

- VCK190, 32 to 256 cores, 1-6 batch
- · Popular CNN models,
- Scalable with power & cost

7nm



DPUv3INT8, Throughput optimized

- Alveo U200 / U250
- Optimized for 100% INT8 models and ResNet/Inception
- High Throughput at medium latency



DPUv3E, Throughput optimized (HBM)

- Alveo U280 / U50
- Optimized for ResNet/Inception models and HBM devices
- · Low-cost and high power efficiency solution




DPUv3ME, Latency optimized (HBM)

- Alveo U280 /U50
- Optimized for MobileNet-like models and HBM devices
- Extreme low latency with high-resolution images



DPUv2, Scalability optimized

- Zynq-7000, ZU+ MPSoC, Kria SoM
- Popular CNN models






XILINX

40

Throughput

DPU Naming Convention



Example	DPU	Applicati on	Hardwar e Platform	Quantizati on Method	Quantiza tion Bitwidth	Design Target	Majo r	Min or	Patc h	DPU Name
DPUv1	DPU	С	AD	Х	8	G	3	0	0	DPUCADX8G-3.0.0
DPUv2	DPU	С	ZD	Х	8	G	1	4	1	DPUCZDX8G-1.4.1
DPUv3e	DPU	С	AH	Х	8	Н	1	0	0	DPUCAHX8H-1.0.0
DPUv3me	DPU	С	AH	Х	8	L	1	0	0	DPUCAHX8L-1.0.0
DPUv3int 8	DPU	С	AD	F	8	Н	1	0	0	DPUCADF8H-1.0.0
XRNN	DPU	R	AH	R	16	L	1	0	0	DPURAHR16L-1.0.0

Use Cases

Deep Learning Processor Unit (DPU)

Automated Driving

Ultra-low latency DPU

High hardware parallelism for convolution and depth-wise convolution

Data Center


Flexible pipeline with optimized architecture

Multi-engine organization for super logic region (SLR) implementation





CNN DPU for Zynq SoC / MPSoC



- ▶ Flexible and Configurable DPU
 - Configurable hardware architecture includes: Z7020 to Z7100, ZU2 to ZU11
 - Relu, Relu6, LeakyRelu
 - Max/Average pooling 2x2~8x8
 - Ram usage for higher performance or lower resource utilization
 - Core number, Bram or Uram, More DSP or less DSP
 - Support channel augmentation to improve performance
 - Support low power consumption feature

DPU for Zyng Ultrascale+ MPSoC Product Guide




DPU_EU:Preference

DPU LUTS and resisters

Arch	LUTs	Registers	BRAM	DSP
B512	21171	33572	69.5	66
B800	22900	33752	87	102
B1024	26341	49823	101.5	130
B1152	25250	49588	117.5	146
B1600	29270	60739	123	202
B2304	32684	72850	161.5	290
B3136	35797	86132	203.5	394
B4096	41412	99791	249.5	514



DPU TRD



https://github.com/Xilinx/Vitis-Al/tree/master/DPU-TRD




Introduction to Vitis Al Library



Vitis Al API

- ▶ A set of high-level API based libraries across different vision tasks: classification, detection, segmentation and etc.
 - Reference applications to help customers' fast prototyping
 - Optimized codes used in AI applications and products









General Processing Flow


▶ A typical abstraction of processing flow:



- Algorithm-level processing
 - Data normalization before sending to DPU
 - Post processing (e.g. bounding boxes decoding in detection)
- Additional system-level workloads for AI inference
 - Color conversion / resizing
 - Path planning / control / status update




What Vitis Al Library Provides



- Algorithm-level optimization
- Open and easy to extend
- Directly support models in Vitis Al Model Zoo



Vitis Al Library





Installation and Support Evaluation Boards

Vitis Al Library package

- Freely downloaded from GitHub
 - https://github.com/Xilinx/Vitis-Al/blob/master/demo/Vitis-Al-Library/README.md
 - https://github.com/Xilinx/Vitis_Libraries
 - Vitis Al Library User Guide: https://docs.xilinx.com/viewer/book-attachment/qcgEHA~q4hM768dpOQHTKg/IdNhwhuxB19ntMheAlWgFQ
- Edge Evaluation boards supported
 - Xilinx ZCU102 Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit (xilinx.com)
 - Xilinx ZCU104 Zynq UltraScale+ MPSoC ZCU104 Evaluation Kit (xilinx.com)
 - Xilinx Kria™ KV260 Kria KV260 Vision Al Starter Kit (xilinx.com)
 - Xilinx VCK190 Versal Al Core Series VCK190 Evaluation Kit (xilinx.com)
- Cloud Board supported
 - Xilinx Alveo U50LV/U200/U250/U55C Data Center development kit Alveo (xilinx.com)
 - Versal Al Core series VCK5000 Data Center development kit VCK5000 Versal Development Card (xilinx.com)



Easy-to-Use APIs to Deploy Full Algorithm

- In addition to high-level APIs, DPU running can be also controlled by users

Seamlessly compatible with Al Model Zoo - Classification, detection, segmentation and others Samples for fast prototyping - Every algorithm has several samples, image, video and performance benchmarking - Complicated samples can be refer to Al Demo Zoo which is also built on Al LIbrary High-level APIs to deploy algorithm 3 - No need to consider algorithm-level processing and DPU running codes Support multiple deploying approaches



Algorithm libraries: Unified API Interface

Get an instance of derived class

Get width and height for required by Algorithm


DPU run and get results

```
class YOLOv3 {
public:
 static std::unique_ptr<Y0L0v3> create(const std::string &model_name,
                                        bool need_preprocess = true);
protected:
  explicit Y0L0v3();
  YOLOv3(const YOLOv3 &) = delete;
public:
  virtual ~Y0L0v3();
public:
  virtual int getInputWidth() const = 0;
  virtual int getInputHeight() const = 0;
  virtual YOLOv3Result run(const cv::Mat &image) = 0;
```



Implement YOLOv3 in Al Library


Most important is to implement run() method



```
YOLOv3Result YOLOv3Imp::run(const cv::Mat &input_image) -
 cv::Mat image;
 int sWidth = getInputWidth();
 int sHeight = getInputHeight();
 auto mAP = configurable dpu task ->getConfig().yolo v3 param().test map();
 LOG IF(INFO, false) << "tf flag " << tf flag << " " //
                     << "MAP " << MAP << " "
                     << std::endl;
 if (mAP) {
   if (!tf flag ) {
     int channel = configurable_dpu_task_->getInputTensor()[0][0].channel;
     float scale = xilinx::ai::tensor scale(
         configurable dpu task ->getInputTensor()[0][0]);
     int8 t *data =
         (int8 t *)configurable dpu task ->getInputTensor()[0][0].data;
     LOG IF(INFO, false) << "scale " << scale << " "
                         << "sWidth " << sWidth << " "
                         << "sHeight " << sHeight << " " //
                         << std::endl;
     volov3::convertInputImage(input image, sWidth, sHeight, channel, scale, data
   } else {
     image = yolov3::letterbox_tf(input_image, sWidth, sHeight).clone();
     configurable dpu task ->setInputImageRGB(image);
  else {
   auto size = cv::Size(sWidth, sHeight);
   if (size != input image.size()) {
     cv::resize(input image, image, size, 0, 0, cv::INTER LINEAR);
   } else {
     image = input image;
   // convert RGB(image);
    TIC (YOLOV3 SET IMG)
   configurable dpu task ->setInputImageRGB(image);
   TIC (YOLOV3 DPU)
 configurable dpu task ->run(0);
  TOC (YOLOV3 DPU)
  TIC__(YOLOV3_POST_ARM)
 auto ret = xilinx::ai::yolov3 post process(
     configurable dpu task ->getInputTensor()[0],
     configurable dpu task ->getOutputTensor()[0],
     configurable dpu task ->getConfig(), input image.cols, input image.rows);
  TOC (YOLOV3 POST ARM)
 return ret;
```


Deploy Yolov3 Using AI Library

```
cv::Mat img = cv::imread(argv[2]);
auto yolo = xilinx::ai::YOLOv3::create(argv[1], true);
int width = yolo->getInputWidth();
int height = yolo->getInputHeight();
cv::Mat img resize;
cv::resize(img, img resize, cv::Size(width, height), 0, 0, cv::INTER_LINEAR);
auto results = yolo->run(img resize);
for (auto &box : results.bboxes) {
  int label = box.label;
  float x = box.width * img.cols;
 float y = box.height * img.rows;
  float confidence = box.score;
 cout << "RESULT: " << label << "\t" << xmin << "\t" << ymin << "\t" << xmax</pre>
       << "\t" << ymax << "\t" << confidence << "\n";</pre>
  rectangle(img, Point(xmin, ymin), Point(xmax, ymax), Scalar(0, 255, 0), 1,
            1, 0);
```





Unified Vitis AI runtime APIs



Unified Vitis AI runtime with same five APIs across edge and cloud



Deploy Resnet50 Using Vitis AI runtime extension APIs

Create extension runner and get information about the model

Pre-processing


Dpu running


Post-processing

```
const auto model dir name = std::string("/usr/share/vitis ai library/models/resnet50");
auto runners = vitis::ai::DpuRunner::create dpu runner(model dir name);
auto runner = dynamic cast<vart::dpu::DpuRunnerExt*>(runners[0].get());
auto input scale = runner->get input scale();
auto output scale = runner->get output scale();
auto image file name = std::string(argv[1]);
cv::Mat input image = read image(image file name);
auto input tensors = runner->get input tensors();
auto input tensor = input tensors[0];
auto height = input tensor->get dim size(1);
auto width = input tensor->get dim size(2);
auto input size = cv::Size(width, height);
auto input tensor buffer = runner->get inputs()[0];
auto output tensor buffer = runner->get outputs()[0]:
cv::Mat image = preprocess image(input image, input size);
// set the input image and preprocessing
void* data in = nullptr;
size t size in = 0u;
std::tie(data in, size in) =
    input tensor buffer->data(std::vector<int>{0, 0, 0, 0});
setImageBGR(image, data in, input scale[0]);
auto v =
    runner->execute async({input tensor buffer}, {output tensor buffer});
auto status = runner->wait((int)v.first, -1);
CHECK EQ(status, 0) << "failed to run dpu";
auto topk = post process(output tensor buffer, output scale[0]);
// print the result
print topk(topk);
```

Open-Source Architecture

- Model libraries are open-source, and users can easily replace models or write a new algorithm
- Users can port to other platforms easily
- Support both edge and cloud platforms





Vitis Al Library Samples: test_jpeg_yolov3

```
root@xilinx-zcu102-2019 1:/usr/share/XILINX AI SDK/samples/yolov3#./test jpeg yolov3 voc 416x416
 sample yolov3 voc 416x416.jpg
WARNING: Logging before InitGoogleLogging() is written to STDERR
I0923 02:13:51.147414 15392 process result.hpp:78] RESULT: 6
                                                                -9.86494
                                                                                133.408 139.6652
55.254 0.999673
I0923 02:13:51.147737 15392 process result.hpp:78] RESULT: 6
                                                                113.796 142.11 190.103 182.4020
.990521
I0923 02:13:51.147800 15392 process result.hpp:78] RESULT: 6
                                                                402.753 129.565 512
                                                                                        251.4110
.970362
I0923 02:13:51.147862 15392 process result.hpp:78] RESULT: 6
                                                                351.843 144.018 415.105 168.4570
.873677
```



Fast implementation of YOLOv3 demo by very simple code

```
int main(int argc, char *argv[]) {
   return xilinx::ai::main_for_jpeg_demo(
        argc, argv,
      [] {
        return xilinx::ai::YOLOv3::create(xilinx::ai::YOLOV3_VOC_416x416);
      },
       process_result);
}
```





Thank You

