```
2 //
 3 // Company:
 4 // Engineer:
                     Ralnikov Vadim Dmitryevich
 5 //
                     20:00 4/03/2019
 6 // Create Date:
 7 // Design Name:
8 // Module Name:
                     memory
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
                     single port RAM
13 //
15
16 `timescale 1ns / 100ps
17 `default_nettype none
18
  /*
19
20 memory
21
      memory_inst
22
       (
23
          .CLK
                                 (),
                                                       // in, u[ 1], clock
                                                       // in, u[ 1], clock enable
24
          .EN
                                 (),
                                                       // in, u[11], address
// in, u[ 1], write enable
25
          .ADDRESS
                                 (),
26
          .WE
                                 (),
27
          .DI
                                                       // in, u[ 8], data input
                                 (),
28
29
                                                       // out, u[ 8], data output
          .DO
                                 ()
30
       )
31
   */
32
33
   module memory
34
       (
35
                  wire
                                    CLK.
                                                          in, u[ 1], clock
          input
                                                       //
36
          input
                  wire
                                    EN,
                                                       // in, u[ 1], clock enable
37
          input
                  wire
                         [ 10 : 0 ] ADDRESS,
                                                       // in, u[11], address
                                                       // in, u[ 1], write enable
38
          input
                  wire
                                    WE.
                                                       // in, u[ 8], data input
39
          input
                         [ 7:
                                0 ] DI,
                  wire
40
                                                       // out, u[ 8], data output
41
          output
                 wire
                         [ 7 : 0 ] DO
42
       );
43
44
                                 [ 2047 : 0];
45 reg
            7 : 0 ] r_memory
46
          [ 10 : 0 ] r_adr_delayed;
47
48
49 assign DO = r_memory[r_adr_delayed];
50
51
52
       always @(posedge CLK)
53
          if(EN)
54
              r_adr_delayed <= ADDRESS;</pre>
55
56
57
      always @(posedge CLK)
58
          if(EN)
59
              if(WE)
60
                  r_memory[ADDRESS] <= DI;</pre>
61
62 endmodule
```