```
1  //////////////////////////////////////////////////////////////////////////////////
2  //
3  // Company:
4  // Engineer:        Ralnikov Vadim Dmitryevich
5  //
6  // Create Date:     20:00 04/03/2019
7  // Design Name:
8  // Module Name:     test_bench
9  // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:     test_bench for memory RAM
13 //
14 //////////////////////////////////////////////////////////////////////////////////
15
16 `timescale 1ns / 100ps
17 `default_nettype none
18
19
20 module test_bench;
21
22 parameter PERIOD = 10;
23
24
25 wire               CLK;                                  //  in, u[ 1], Clock freq 100MHz
26 wire               EN;                                   //  in, u[ 1], enable work 1 -enable
27 wire  [  10 :  0 ]  ADDRESS;                            //  in, u[ 1], address input 0 to 2048
28 wire               WE;                                   //  in, u[ 1], enable write 1 - enable
29 wire  [  7 :  0 ]   DI;                                   //  in, u[ 8], input data, parallel
30
31 wire  [  7 :  0 ]   DO;                                   // out, u[ 8], out data, parallel
32
33
34
35
36 reg                r_clk     =  1'b0;
37 reg                r_en      =  1'b0;
38 reg   [  10 :  0 ]  r_adr     = 11'b0;
39 reg                r_we      =  1'b0;
40 reg   [  7 :  0 ]   r_di      =  8'b0;
41 reg   [  7 :  0 ]   r_counter =  8'b11111111;
42
43
44 assign CLK     = r_clk;
45 assign EN      = r_en;
46 assign ADDRESS = r_adr;
47 assign WE      = r_we;
48 assign DI      = r_di;
49
50
51 integer    i;
52
53 //-----
54
55 task do_write;
56
57 input  [  10 : 0 ]  i_addr;
58 input  [  7 : 0 ]   i_data;
59
60    begin
61
62   #20
63
64   @(posedge CLK);
65
66   r_en = 1;
67   r_we = 1;
68   r_adr = i_addr;
69   r_di = i_data;
70
71   #20
72
```

```
  @(posedge CLK);

  r_we = 0;

   end

endtask

//-----

task do_read;

input  [  10 : 0 ]  i_addr;

   begin

  #20

  r_we = 0;

  @(posedge CLK);

  r_en = 1;
  r_we = 0;
  r_adr = i_addr;

   end

endtask

//-----

initial begin
            forever
            #(PERIOD/2) r_clk = ~r_clk;
        end


always @(posedge WE)                                    //  cycle for data write
   begin
       r_counter <= r_counter - 8'b00000001;
         if(r_counter==0)
       r_counter<=8'b11111111;

   end



initial begin                                           //  cycle for address write

  for (i=0; i<2048; i = i+1)
    begin

#10;

do_write (i, r_counter);

   end

#10;
do_read (0);
#40;
do_read (11'b00000000001);
#40;
do_read (11'b00000000111);
#40;
do_read (11'b11110000111);
#40;
do_read (11'b11111111111);

   end

```

```
145
146
147
148
149
150
151
152 memory
153     memory_inst
154     (
155         .CLK                    (CLK),                  //  in, u[ 1], Clock freq 100MHz
156         .EN                     (EN),                   //  in, u[ 1], enable work 1 -enable
157         .ADDRESS                (ADDRESS),              //  in, u[11], address from 0 to 2048
158         .WE                     (WE),                   //  in, u[ 1], write enable, 1 -enable
159         .DI                     (DI),                   //  in, u[ 8], input data, parallel
160
161         .DO                     (DO)                    // out, u[ 8], output data, parallel
162     );
163
164 endmodule
```