











RP2350B Bus MCU: soft PIC x2 / PIT / KBC / DMA / NMI / PWDIO = 1.1V core (on-chip VREG: VREG_VIN->VREG_LX->L->DVDD)

BUSDIR = bus role (HLDA-derived, §5.2); DATADIR = data read/write dir

§5.2 74HC165 IRQ collector -> 3 MCU pins (IRQ2..IRQ9, OS chains rest)

§5.1 20-bit loadable address counter: load D0-D7 (3 lanes), tick CNT_CLK



xBFFFF and 3B4/3B5/3B8/3BA/3BF + 3D4/3D5/3D8/3D9/3DA from snooped A17-A19/A0-A9. No Y5, no link, no host RAM (design S8).

