


RISC PROCESSOR (SINGLE CYCLE)

VAIBHAV PODDAR (16CS10051)

Contents:

- 1. Architecture Diagram
- 2. Instruction Set
- 3. Register File
- 4. Control Unit
 - a. Control unit decoding chart signals
- 5. Data Memory
- **6. ALU**
- 7. Instruction Memory
- 8. Instruction Formats
- 9. Testing
 - a. Bubble sort Code
 - b. Bubble sort Binary Representation
 - c. Data Memory Initialisation
 - d. Simulation Results
- 10. How to USE it.

KGP- RISC Processor ARCHITECTURE



Instruction Set Architecture of this Processor is as show below.

Class	Instruction	Usage	Meaning		
	Add	add rs,rt	$rs \leftarrow (rs) + (rt)$		
	Comp	comp rs,rt	$rs \leftarrow 2$'s Complement (rt)		
Arithmetic	Add immediate	addi rs,imm	$rs \leftarrow (rs) + imm$		
	Complement Immediate	compi rs,imm	$rs \leftarrow 2$'s Complement (imm)		
Logic	AND	and rs,rt	$rs \leftarrow (rs) \land (rt)$		
	XOR	xor rs,rt	$rs \leftarrow (rs) \oplus (rt)$		
	Shift left logical	shll rs, sh	$rs \leftarrow (rs)$ left-shifted by sh		
	Shift right logical	shrl rs, sh	$rs \leftarrow (rs)$ right-shifted by sh		
Shift	Shift left logical variable	shllv rs, rt	$rs \leftarrow (rs)$ left-shifted by (rt)		
	Shift right logical variable	shrlv rs, rt	$rs \leftarrow (rs)$ right-shifted by (rt)		
	Shift right arithmetic	shra rs, sh	$rs \leftarrow (rs)$ arithmetic right-shifted by sh		
	Shift right arithmetic variable	shrav rs, rt	$rs \leftarrow (rs)$ right-shifted by (rt)		
	Load Word	lw rt,imm(rs)	$rt \leftarrow mem[(rs) + imm]$		
Memory	Store Word	sw rt,imm,(rs)	$mem[(rs) + imm] \leftarrow (rt)$		
	Unconditional branch	b L	goto L		
	Branch Register	br rs	goto (rs)		
Branch	Branch on zero	bz L	if $(zflag == 1)$ then goto L		
	Branch on not zero	bnz L	if(zflag == 0) then goto L		
	Branch on Carry	bcy L	if $(carryflag == 1)$ then goto L		
	Branch on No Carry	bncy L	if $(carryflag == 0)$ then goto L		
	Branch on Sign	bs	if $(signflag == 1)$ then goto L		
	Branch on Not Sign	bns L	if $(signflag == 0)$ then goto L		
	Branch on Overflow	bv L	if $(overflow flag == 1)$ then goto L		
	Branch on No Overflow	bnv L	if $(overflow flag == 0)$ then goto L		
	Call	Call L	$ra \leftarrow (PC)+4$; goto L		
	Return	Ret	goto (ra)		


Processor uses 32 bit address. Processor word size is 32 bits. It has total 32 registers.

Register File:

This block contains all 32 registers each of 32 bits.

It has:

- 2 Read Port (Read Addr 1, Read Addr 2)
- 2 Read Data line (Read Data 1, Read Data 2), which gives the register content of Read Addr 1 and Read Addr 2 respectively.
- 1 Control line for writing into the register file.
- 1 clock
- 1 Write Addr port, where we want to write.
- 1 Write Data, what we want to write.
 Writing into Registers takes place only when "RegWrite" Signal is 1.



Control Unit:


This is the unit which controls all other modules in this processor. This is the heart and soul of this processor, which instructs what do when. This module sets proper signals to each unit as shown in the architecture diagram.

All green lines are output from the Control Unit.

Its input is Instruction Opcode and Fn.

Table1 for decoding this unit is given below for various kinds of Instructions.

RegWrite signal is also the output of from this Control Unit.



	RegDst	Flag	Branch	BrNoEq	GotoReg	OnlyGoto	R Type: MemtoReg	MemRead	Memwrite	ALUSTC	ALUctr	RegWrite	Call	Return
Add rs,rt	"00"	"XX"	"0"	"X"	"x"	"x"	"0"	"x"	"0"	"00"	"001"	"1"	"0"	"O"
	"00"	"XX"	"0"	"X"	"x"	"x"	"O"	"x"	"O"	"00"	"010"	"1"	"0"	"0"
Comp rs,rt	"00"		"0"	"X"	"X"	"x"	"O"	"x"	"O"	"00"	"011"	"1"	"O"	"0"
and rs,rt		"XX"	177				7							
xor rs,rt	"00"	"XX"	"0"	"X"	"X"	"x"	"O"	"X"	"O"	"00"	"100"	"1"	"0" "0"	"0"
shlly rs, rt	"00"	"XX"	"0"	"X"		"x"	"O"	"X"	"O"	"00"	"101"	"1"		"0"
shrlv rs,rt	"00"	"XX"	"0"	"X"	"x"	"x"	"O"	"x"	"0"	"00"	"110"	"1"	"0"	"0"
shray rs, rt	"00"	"XX"	"0"	"x"	"X"	"x"	"0"	"x"	"0"	"00"	"111"	"1"	"0"	"0"
						ı	mmediate:							
	RegDst	Flag	Branch	BrNoEq	GotoReg	OnlyGoto	MemtoReg	MemRead	Memwrite	ALUSTC	ALUctr	RegWrite	Call	Return
shra rs, imm	"00"	"XX"	"O"	"x"	"X"	"x"	"0"	"X"	"0"	"10"	"111"	"1"	"0"	"O"
shll rs, imm	"00"	"XX"	"0"	"X"	"x"	"x"	" 0"	"x"	"0"	"10"	"101"	"1"	"0"	"0"
shrl rs, imm	"00"	"XX"	"0"	"X"	"x"	"x"	" 0"	"x"	"0"	"10"	"110"	"1"	"0"	"0"
addi rs, imm	"00"	"XX"	"0"	"x"	"X"	"x"	" O"	"x"	"0"	"10"	"001"	"1"	"0"	"0"
compi rs,imm	"00"	"XX"	"0"	"x"	"X"	"x"	" O"	"x"	"0"	"10"	"000"	"1"	"0"	"0"
	E .	7				Ť								
						LO	AD n STORE	<u> </u>						
	RegDst	Flag	Branch	BrNoEq	GotoReg	OnlyGoto	MemtoReg	MemRead	Memwrite	ALUSTC	ALUctr	RegWrite	Call	Return
lw rt, imm(rs)	"01"	"XX"	"0"	"x"	"x"	"x"	"1"	"1"	" 0"	"01"	"001"	"1"	"0"	"0"
sw rt, imm(rs)	"xx"	"XX"	"0"	"X"	"x"	"x"	"X"	"0"	"1"	"01"	"001"	"0"	"0"	"0"
							DD ANOU.							
	1 2 72 2						BRANCH:	1 22/1/21 2	1 422					
	RegDst	Flag	Branch	BrNoEg	GotoReg	OnlyGoto	MemtoReg	MemRead	Memwrite	ALUSTC	ALUctr	RegWrite	Call	Return
bz L	"xx"	"00"	"1"	"1"	"0"	"0"	"X"	"X"	"0"	"XX"	"XXX"	"0"	"X"	"0"
bnz L	"xx"	"00"	"1"	" <mark>O</mark> "	" O"	"0"	"x"	"x"	"0"	"xx"	"XXX"	"0"	"X"	"0"
bcy L	"xx"	"01"	"1"	" 1 "	" O"	"0"	"x"	"x"	"0"	"XX"	"XXX"	"0"	"X"	"0"
bncy L	"xx"	"01"	"1"	" <mark>O</mark> "	" 0"	"0"	"x"	"x"	"0"	"xx"	"XXX"	"0"	"X"	"0"
bs L	"xx"	"11"	"1"	" 1 "	" O"	"0"	"x"	"x"	"0"	"XX"	"XXX"	"0"	"X"	"0"
bns L	"xx"	"11"	"1"	" <mark>O</mark> "	"0"	"0"	"x"	"x"	"0"	"xx"	"XXX"	"0"	"X"	"0"
bv L	"XX"	"10"	"1"	"1"	"0"	"0"	"x"	"x"	"0"	"xx"	"XXX"	"0"	"X"	"0"
bny L	"XX"	"10"	"1"	" <mark>0</mark> "	"0"	"0"	"x"	"x"	"0"	"XX"	"XXX"	"0"	"X"	"0"
b L	"xx"	"XX"	"1"	"x"	"0"	"1"	"x"	"x"	"0"	"xx"	"xxx"	"0"	"X"	"0"
br rs	"xx"	"XX"	"1"	"X"	"1"	"1"	"x"	"x"	"0"	"XX"	"XXX"	"0"	"x"	"0"
Call L	"10"	"XX"	"1"	"x"	"0"	"1"	"x"	"x"	"0"	"xx"	"XXX"	"1"	"1"	"0"
	1.1	(2)	"1"	"X"	"1"	"1"	"x"	"x"	"0"	"xx"	~~~	"0"	"X"	"1"


(Please refer to "Control_Signals.txt" file present in FILES folder) TABLE1

DATA MEMORY:

This is for storing data. Here data for sorting array by bubble sort is saved.

It is Memory Write and Memory Read Control Signal.

This is 1 port input 1 port output unlike Register File.




ALU:

This is used for performing all Mathematical Operations like Additions, Shifting, 2's Complement, AND, XOR. This is a combinational circuit.


It gives result based on what operation it has performed. It has gives 4 different kinds of flags:

- Zero Flag,
- Carry Flag,
- Overflow Flag and
- Sign Flag.



INSTRUCTION MEMORY:

Instruction Memory is used to store all the instructions which we want out processor to execute. It takes the Address of the instruction and outputs the 32 bits instruction which is present is that input address.



Instruction Formats used while creating this processor are:

(Please refer to "Instruction_Format.txt" file present in FILES folder)

D type instructions:											
R-type instructions:											
add	rs, rt	000000	rs-	rt-	xxxxx	xxxxx	000001	ADD			
	rs, rt	000000	rs-		XXXXX	XXXXX	000010	2's COMP			
	rs, rt	000000		rt-		XXXXX	000011	AND			
	rs, rt	000000		rt-		XXXXX	000100	XOR			
	rs, rt	000000		rt-	 Technological Control 	XXXXX	000101	Shift L			
The second second second	rs, rt	000000	rs-		XXXXX	XXXXX	000110	Shift R			
shrav	rs, rt	000000	rs-	rt-	XXXXX	XXXXX	000111	Shift R with proper sig	n		
=====											
Load S	Load Store instructions:										
lw	rt, imm(rs)	000001	rs- l	rt-		imm		ADD			
		000010						ADD			
*****	*******	*******	******	******	******	*****	******	******************	*********		
Immid:	iate instructio	ons : =======				======	_=====				
addi	rs, imm	100001	rs-			-imm		ADD			
	rs, imm	100010	rs- i			-imm		2's COMP			
	rs, sh	100011						Shift L			
	rs, sh	100100				sh		Shift R			
	rs, sh	100101	rs-					Shift R with proper sig	n		
*****	**********	*******	******	******	*******	*******	*******	****************	*********		
===== Brancl	h instructions										
=====											
bz	L	110001				-L			elle recettemenenettelle centralis		
bnz	L	110010				-L					
ii ii											
bcy	L	110011				-L					
bncy	L	110100				-L					
he	ay.	110101				10					
bs bec	L	110101				-Ļ					
bns	L	110110				-L					
bv	10	110111	20000000			-[
	-	111000				-[
bnv	F	111000				- 1					
h	Î-	111001				-L					
br	rs					XXXXXXXX					
DI	15	111010	22122	*****	*****	****	****				
Call	Ţ.	111101				-L					
Ret	-	111100				XXXXXXXX					
Ne c		111100	*******	********	******	******	******				

Testing the Processor by running Bubble SORT code:

NOTE: Modified array is stored in Data Memory. For showing the Output of the sorted array, register \$20 of register file is used. Assuming array is stored in data Memory with starting address 0 and total 8 elements are present. Array is unsorted.

DATA in data memory: Array containing numbers: [15, 1, 63, 3, 225, 7, 127, 31]

(Please refer to "Bubble Sort.txt" file present in FILES folder)

```
main:
  compi $1, 0
  b BubbleSort
BubbleSort:
                     // $3 is storing -7
    compi $3, -7
    add $3, $1
    bz Sortingover
    compi $2, 0
                          //Making $2 to zero for inner for loop
    b BubbleSortUtil
BubbleSortUtil:
    compi $5, -28
                     //Storing $5 = -28
    add $5, $2
    bz Increment
    Iw $6, 0($2)
    compi $7,0
    add $7, $2
    addi $7, 4
                   // $7 = j+1
    Iw $8, 0($7)
    xor $9, $8
    addi $9, 1
                    //$9 = -$8
    add $9, $6
    bns Swap
    addi $2, 4
    b BubbleSortUtil
Increment:
    addi $1,1
    b BubbleSort
Swap:
  sw $6, $7(A)
  sw $8, $2(A)
  addi $2, 4
  b BubbleSortUtil
SortingOver:
    compi $10, 0
    Iw $20, 0($10)
    Iw $20, 4($10)
    Iw $20, 8($10)
    Iw $20, 12($10)
    Iw $20, 16($10)
    Iw $20, 20($10)
    Iw $20, 24($10)
    Iw $20, 28($10)
    //termination of the program
```

//\$20 will store the final result.

Above is converted to a new code so that no labels are present:

compi \$1, 0 1. 2. b BubbleSort 3. compi \$3, -7 4. add \$3, \$1 5. bz Sortingover compi \$2, 0 6. 7. b BubbleSortUtil 8. compi \$5, -28 9. add \$5, \$2 10. bz Increment 11. *Iw* \$6, 0(\$2) 12. compi \$7,0 13. add \$7, \$2 addi \$7, 4 14. 15. *Iw* \$8, 0(\$7) 16. 17. xor \$9, \$8 addi \$9, 1 18. 19. add \$9, \$6 20. bns Swap 21. addi \$2, 4 22. b BubbleSortUtil 23. addi \$1,1 24. b BubbleSort 25. sw \$6, 0(\$7) 26. sw \$8, 0(\$2) 27. addi \$2, 4 28. b BubbleSortUtil 29. compi \$10, 0 30. *Iw* \$20, 0(\$10) 31. *Iw \$20, 4(\$10)* 32. *Iw* \$20, 8(\$10) 33. *Iw* \$20, 12(\$10) *Iw* \$20, 16(\$10) 34. 35. *Iw* \$20, 20(\$10) Iw \$20, 24(\$10) 36.

<u>This code is converted into Machine Code and the converted code is given below:</u> (Please refer to "Bubble_Sort_Instructions.coe" file present in FILES folder)

This is initialised to Instruction Memory.

Size of Instruction Memory is 256 bytes.

Iw \$20, 28(\$10)

37.

100001001110000000000000000000100, 0000001001010000000000000000100, 0000001001001100000000000000001, 11011000000000000000000001100000, 11100100000000000000000000011100, 11100100000000000000000000011100, 000001010101010000000000000000100, 000001010101010000000000000001000, 000001010101010000000000000001100, 000001010101010000000000000010000. 000001010101010000000000000010100, 000001010101010000000000000011000, 000001010101010000000000000011100:

Data Memory information:

(Please refer to "DataMemory_Unsorted_Array.coe" file present in FILES folder)

Size of Data Memory is 64 bytes.

0000000000000000000000000001111, 0000000000000000000000000111111, 0000000000000000000000000000000011, 0000000000000000000000011111111, 0000000000000000000000000000111, 0000000000000000000000001111111, 0000000000000000000000000011111,

DATA in data memory: Array containing numbers: [15, 1, 63, 3, 225, 7, 127, 31]

Output After sorting: [1, 3, 7, 15, 31, 63, 127, 225]

SIMULATION RESULTS

[See last figure for instant results.]

Signals:

Result: to show the sorted array.

Read_addr: to show which instruction number is executing. **Instr**: binary representation of instruction in 32 bits.

Clock: clock of this processor.

Reset: Reset the whole processor.

Fig (i) at time 0 ns




Fig (ii) at time 10 ns




Fig (iii) at time 20 ns




Fig (iv) at time 30 ns




Fig (v) at time 40 ns




Fig (vi) at time 50 ns




Fig (vii) at time 60 ns





Fig (viii) at time 70 ns







Fig (x) at time 83 ns



HOW TO USE:

- 1. Import all the verilog files in the project.
 - a. In case there is an issue with Instruction Memory, Double click on it and add the file "Bubble_Sort_Instructions.coe" in Instruction Memory.
 - b. In case there is an issue with Data Memory, Double click on it and add the file "DataMemory_Unsorted_Array.coe" in Data Memory.
- 2. Run the "Test_Processor.v".
- 3. Run the simulation up till ~83ns to 90 ns to see the output.