


## ***RISC PROCESSOR (SINGLE CYCLE)***

***VAIBHAV PODDAR (16CS10051)***

### **Contents:**

- 1. Architecture Diagram***
- 2. Instruction Set***
- 3. Register File***
- 4. Control Unit***
  - a. Control unit decoding chart signals***
- 5. Data Memory***
- 6. ALU***
- 7. Instruction Memory***
- 8. Instruction Formats***
- 9. Testing***
  - a. Bubble sort Code***
  - b. Bubble sort Binary Representation***
  - c. Data Memory Initialisation***
  - d. Simulation Results***
- 10. How to USE it.***

**KGP- RISC  
Processor ARCHITECTURE**



**Instruction Set Architecture of this Processor is as show below.**

Class	Instruction	Usage	Meaning
Arithmetic	Add	add rs,rt	$rs \leftarrow (rs) + (rt)$
	Comp	comp rs,rt	$rs \leftarrow 2's \text{ Complement } (rt)$
	Add immediate	addi rs,imm	$rs \leftarrow (rs) + imm$
	Complement Immediate	compi rs,imm	$rs \leftarrow 2's \text{ Complement } (imm)$
Logic	AND	and rs,rt	$rs \leftarrow (rs) \wedge (rt)$
	XOR	xor rs,rt	$rs \leftarrow (rs) \oplus (rt)$
Shift	Shift left logical	shll rs, sh	$rs \leftarrow (rs) \text{ left-shifted by } sh$
	Shift right logical	shrl rs, sh	$rs \leftarrow (rs) \text{ right-shifted by } sh$
	Shift left logical variable	shllv rs, rt	$rs \leftarrow (rs) \text{ left-shifted by } (rt)$
	Shift right logical variable	shrlv rs, rt	$rs \leftarrow (rs) \text{ right-shifted by } (rt)$
	Shift right arithmetic	shra rs, sh	$rs \leftarrow (rs) \text{ arithmetic right-shifted by } sh$
	Shift right arithmetic variable	shrav rs, rt	$rs \leftarrow (rs) \text{ right-shifted by } (rt)$
Memory	Load Word	lw rt,imm(rs)	$rt \leftarrow mem[(rs) + imm]$
	Store Word	sw rt,imm,(rs)	$mem[(rs) + imm] \leftarrow (rt)$
Branch	Unconditional branch	b L	goto L
	Branch Register	br rs	goto (rs)
	Branch on zero	bz L	if (zflag == 1) then goto L
	Branch on not zero	bnz L	if(zflag == 0) then goto L
	Branch on Carry	bcy L	if (carryflag == 1) then goto L
	Branch on No Carry	bncy L	if (carryflag == 0) then goto L
	Branch on Sign	bs	if (signflag == 1) then goto L
	Branch on Not Sign	bns L	if (signflag == 0) then goto L
	Branch on Overflow	bv L	if (overflowflag == 1) then goto L
	Branch on No Overflow	bnv L	if (overflowflag == 0) then goto L
	Call	Call L	$ra \leftarrow (PC)+4$ ; goto L
	Return	Ret	goto (ra)

Processor uses 32 bit address. Processor word size is 32 bits. It has total 32 registers.


### **Register File:**

This block contains all 32 registers each of 32 bits.

It has :

- 2 Read Port (Read Addr 1, Read Addr 2)
- 2 Read Data line (Read Data 1, Read Data 2) , which gives the register content of Read Addr 1 and Read Addr 2 respectively.
- 1 Control line for writing into the register file.
- 1 clock
- 1 Write Addr port, where we want to write.
- 1 Write Data, what we want to write.

Writing into Registers takes place only when “RegWrite” Signal is 1.



### **Control Unit:**


This is the unit which controls all other modules in this processor. This is the heart and soul of this processor, which instructs what do when. This module sets proper signals to each unit as shown in the architecture diagram.

All green lines are output from the Control Unit.

Its input is Instruction Opcode and Fn.

**Table1** for decoding this unit is given below for various kinds of Instructions.

RegWrite signal is also the output of from this Control Unit.





**R Type:**

	<u>RegDst</u>	<u>Flag</u>	<u>Branch</u>	<u>BrNoEq</u>	<u>GotoReg</u>	<u>OnlyGoto</u>	<u>MemtoReg</u>	<u>MemRead</u>	<u>Memwrite</u>	<u>ALUSrc</u>	<u>ALUctr</u>	<u>RegWrite</u>	<u>Call</u>	<u>Return</u>
<u>Add</u> rs,rt	"00"	"xx"	"0"	"x"	"x"	"x"	"0"	"x"	"0"	"00"	"001"	"1"	"0"	"0"
<u>Comp</u> rs,rt	"00"	"xx"	"0"	"x"	"x"	"x"	"0"	"x"	"0"	"00"	"010"	"1"	"0"	"0"
<u>and</u> rs,rt	"00"	"xx"	"0"	"x"	"x"	"x"	"0"	"x"	"0"	"00"	"011"	"1"	"0"	"0"
<u>xor</u> rs,rt	"00"	"xx"	"0"	"x"	"x"	"x"	"0"	"x"	"0"	"00"	"100"	"1"	"0"	"0"
<u>shllv</u> rs, rt	"00"	"xx"	"0"	"x"	"x"	"x"	"0"	"x"	"0"	"00"	"101"	"1"	"0"	"0"
<u>shrlv</u> rs,rt	"00"	"xx"	"0"	"x"	"x"	"x"	"0"	"x"	"0"	"00"	"110"	"1"	"0"	"0"
<u>shrav</u> rs, rt	"00"	"xx"	"0"	"x"	"x"	"x"	"0"	"x"	"0"	"00"	"111"	"1"	"0"	"0"

**Immediate:**

	<u>RegDst</u>	<u>Flag</u>	<u>Branch</u>	<u>BrNoEq</u>	<u>GotoReg</u>	<u>OnlyGoto</u>	<u>MemtoReg</u>	<u>MemRead</u>	<u>Memwrite</u>	<u>ALUSrc</u>	<u>ALUctr</u>	<u>RegWrite</u>	<u>Call</u>	<u>Return</u>
<u>shra</u> rs, imm	"00"	"xx"	"0"	"x"	"x"	"x"	"0"	"x"	"0"	"10"	"111"	"1"	"0"	"0"
<u>shll</u> rs, imm	"00"	"xx"	"0"	"x"	"x"	"x"	"0"	"x"	"0"	"10"	"101"	"1"	"0"	"0"
<u>shrl</u> rs, imm	"00"	"xx"	"0"	"x"	"x"	"x"	"0"	"x"	"0"	"10"	"110"	"1"	"0"	"0"
<u>addi</u> rs, imm	"00"	"xx"	"0"	"x"	"x"	"x"	"0"	"x"	"0"	"10"	"001"	"1"	"0"	"0"
<u>compi</u> rs,imm	"00"	"xx"	"0"	"x"	"x"	"x"	"0"	"x"	"0"	"10"	"000"	"1"	"0"	"0"

**LOAD n STORE:**

	<u>RegDst</u>	<u>Flag</u>	<u>Branch</u>	<u>BrNoEq</u>	<u>GotoReg</u>	<u>OnlyGoto</u>	<u>MemtoReg</u>	<u>MemRead</u>	<u>Memwrite</u>	<u>ALUSrc</u>	<u>ALUctr</u>	<u>RegWrite</u>	<u>Call</u>	<u>Return</u>
<u>lw</u> rt, imm(rs)	"01"	"xx"	"0"	"x"	"x"	"x"	"1"	"1"	"0"	"01"	"001"	"1"	"0"	"0"
<u>sw</u> rt, imm(rs)	"xx"	"xx"	"0"	"x"	"x"	"x"	"x"	"0"	"1"	"01"	"001"	"0"	"0"	"0"

**BRANCH:**

	<u>RegDst</u>	<u>Flag</u>	<u>Branch</u>	<u>BrNoEq</u>	<u>GotoReg</u>	<u>OnlyGoto</u>	<u>MemtoReg</u>	<u>MemRead</u>	<u>Memwrite</u>	<u>ALUSrc</u>	<u>ALUctr</u>	<u>RegWrite</u>	<u>Call</u>	<u>Return</u>
<u>bz</u> L	"xx"	"00"	"1"	"1"	"0"	"0"	"x"	"x"	"0"	"xx"	"xxx"	"0"	"x"	"0"
<u>bnz</u> L	"xx"	"00"	"1"	"0"	"0"	"0"	"x"	"x"	"0"	"xx"	"xxx"	"0"	"x"	"0"
<u>bcy</u> L	"xx"	"01"	"1"	"1"	"0"	"0"	"x"	"x"	"0"	"xx"	"xxx"	"0"	"x"	"0"
<u>bncy</u> L	"xx"	"01"	"1"	"0"	"0"	"0"	"x"	"x"	"0"	"xx"	"xxx"	"0"	"x"	"0"
<u>bs</u> L	"xx"	"11"	"1"	"1"	"0"	"0"	"x"	"x"	"0"	"xx"	"xxx"	"0"	"x"	"0"
<u>bns</u> L	"xx"	"11"	"1"	"0"	"0"	"0"	"x"	"x"	"0"	"xx"	"xxx"	"0"	"x"	"0"
<u>bv</u> L	"xx"	"10"	"1"	"1"	"0"	"0"	"x"	"x"	"0"	"xx"	"xxx"	"0"	"x"	"0"
<u>bnv</u> L	"xx"	"10"	"1"	"0"	"0"	"0"	"x"	"x"	"0"	"xx"	"xxx"	"0"	"x"	"0"
<u>b</u> L	"xx"	"xx"	"1"	"x"	"0"	"1"	"x"	"x"	"0"	"xx"	"xxx"	"0"	"x"	"0"
<u>br</u> rs	"xx"	"xx"	"1"	"x"	"1"	"1"	"x"	"x"	"0"	"xx"	"xxx"	"0"	"x"	"0"
<u>Call</u> L	"10"	"xx"	"1"	"x"	"0"	"1"	"x"	"x"	"0"	"xx"	"xxx"	"1"	"1"	"0"
<u>Ret</u>	"xx"	"xx"	"1"	"x"	"1"	"1"	"x"	"x"	"0"	"xx"	"xxx"	"0"	"x"	"1"

( Please refer to “Control\_Signals.txt” file present in FILES folder )


**TABLE1**

**DATA MEMORY:**

This is for storing data. Here data for sorting array by bubble sort is saved.

It is Memory Write and Memory Read Control Signal.

This is 1 port input 1 port output unlike Register File.




### **ALU:**

This is used for performing all Mathematical Operations like Additions, Shifting, 2's Complement, AND, XOR.

This is a combinational circuit.

It gives result based on what operation it has performed. It has gives 4 different kinds of flags:


- Zero Flag,
- Carry Flag,
- Overflow Flag and
- Sign Flag.



### **INSTRUCTION MEMORY:**

Instruction Memory is used to store all the instructions which we want our processor to execute.

It takes the Address of the instruction and outputs the 32 bits instruction which is present at that input address.





**Instruction Formats used while creating this processor are:**

**( Please refer to "Instruction\_Format.txt" file present in FILES folder )**

=====

R-type instructions:

=====

add	rs, rt	000000		--rs-		--rt-		xxxxx		xxxxx		000001		ADD
comp	rs, rt	000000		--rs-		--rt-		xxxxx		xxxxx		000010		2's COMP
and	rs, rt	000000		--rs-		--rt-		xxxxx		xxxxx		000011		AND
xor	rs, rt	000000		--rs-		--rt-		xxxxx		xxxxx		000100		XOR
shllv	rs, rt	000000		--rs-		--rt-		xxxxx		xxxxx		000101		Shift L
shrlv	rs, rt	000000		--rs-		--rt-		xxxxx		xxxxx		000110		Shift R
shrav	rs, rt	000000		--rs-		--rt-		xxxxx		xxxxx		000111		Shift R with proper sign

\*\*\*\*\*

=====

Load Store instructions:

=====

lw	rt, imm(rs)	000001		--rs-		--rt-		-----imm-----		ADD
sw	rt, imm(rs)	000010		--rs-		--rt-		-----imm-----		ADD

\*\*\*\*\*

=====

Immidiate instructions:

=====

addi	rs, imm	100001		--rs-		-----imm-----		ADD
compi	rs, imm	100010		--rs-		-----imm-----		2's COMP
shll	rs, sh	100011		--rs-		-----sh-----		Shift L
shrl	rs, sh	100100		--rs-		-----sh-----		Shift R
shra	rs, sh	100101		--rs-		-----sh-----		Shift R with proper sign

\*\*\*\*\*

=====

Branch instructions:

=====

bz	L	110001		-----L-----		
bnz	L	110010		-----L-----		
bcy	L	110011		-----L-----		
bncy	L	110100		-----L-----		
bs	L	110101		-----L-----		
bns	L	110110		-----L-----		
bv	L	110111		-----L-----		
bnv	L	111000		-----L-----		
b	L	111001		-----L-----		
br	rs	111010		--rs-		xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Call	L	111101		-----L-----		
Ret		111100		xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx		

\*\*\*\*\*

**NOTE:** Modified array is stored in Data Memory. For showing the Output of the sorted array, register \$20 of register file is used. Assuming array is stored in data Memory with starting address 0 and total 8 elements are present. Array is unsorted.

( Please refer to “Bubble\_Sort.txt” file present in FILES folder )

*compi \$1, 0*  
*b BubbleSort*

```
compi $3, -7      // $3 is storing -7
add $3, $1
bz Sortingover
compi $2, 0        //Making $2 to zero for inner for loop
b BubbleSortUtil
```

[illegible]

*addi \$1,1*  
*b BubbleSort*

```
sw $6, $7(A)
sw $8, $2(A)
addi $2, 4
b BubbleSortUtil
```

```
compi $10, 0
lw $20, 0($10)
lw $20, 4($10)
lw $20, 8($10)
lw $20, 12($10)
lw $20, 16($10)
lw $20, 20($10)
lw $20, 24($10)
lw $20, 28($10)
//termination of the program
```

\*\*\*\*\*

Above is converted to a new code so that no labels are present:

```
1.  compi $1, 0
2.  b BubbleSort
3.  compi $3, -7
4.  add $3, $1
5.  bz Sortingover
6.  compi $2, 0
7.  b BubbleSortUtil
8.  compi $5, -28
9.  add $5, $2
10. bz Increment
11.     lw $6, 0($2)
12. compi $7,0
13. add $7, $2
14. addi $7, 4
15. lw $8, 0($7)
16. compi $9,111111111111111111111111111111111111
17. xor $9, $8
18. addi $9, 1
19. add $9, $6
20. bns Swap
21. addi $2, 4
22. b BubbleSortUtil
23. addi $1,1
24. b BubbleSort
25. sw $6, 0($7)
26. sw $8, 0($2)
27. addi $2, 4
28. b BubbleSortUtil
29. compi $10, 0
30. lw $20, 0($10)
31. lw $20, 4($10)
32. lw $20, 8($10)
33. lw $20, 12($10)
34. lw $20, 16($10)
35. lw $20, 20($10)
36. lw $20, 24($10)
37. lw $20, 28($10)
```

**This code is converted into Machine Code and the converted code is given below:**  
**( Please refer to “Bubble\_Sort\_Instructions.coe” file present in FILES folder )**

**This is initialised to Instruction Memory.**  
Size of Instruction Memory is **256 bytes**.

```
100010000010000000000000000000000000,
111001000000000000000000000000000000,
100010000111111111111111111111111001,
000000000110000100000000000000000001,
110001000000000000000000000000000000,
100010000100000000000000000000000000,
111001000000000000000000000000000000,
100010001011111111111111111111100100,
000000001010001000000000000000000001,
110001000000000000000000000000000000,
000001000100011000000000000000000000,
100010001110000000000000000000000000,
000000001110001000000000000000000001,
```



10000100111000000000000000000000100,  
0000010011101000000000000000000000,  
1000100100111111111111111111111111,  
00000001001010000000000000000000100,  
10000101001000000000000000000000001,  
00000001001001100000000000000000001,  
110110000000000000000000000000001100000,  
1000010001000000000000000000000000100,  
111001000000000000000000000000000011100,  
100001000010000000000000000000000001,  
11100100000000000000000000000000001000,  
000010001110011000000000000000000000,  
000010000100100000000000000000000000,  
1000010001000000000000000000000000100,  
111001000000000000000000000000000011100,  
100010010100000000000000000000000000,  
000001010101010000000000000000000000,  
0000010101010100000000000000000000100,  
00000101010101000000000000000000001000,  
00000101010101000000000000000000001100,  
000001010101010000000000000000000010000,  
000001010101010000000000000000000010100,  
000001010101010000000000000000000011000,  
000001010101010000000000000000000011100;

**Data Memory information:**

**( Please refer to “DataMemory\_Unsorted\_Array.coe” file present in FILES folder )**

Size of Data Memory is **64 bytes**.

00000000000000000000000000000000001111,  
0000000000000000000000000000000000001,  
0000000000000000000000000000000000111111,  
00000000000000000000000000000000000011,  
000000000000000000000000000000000011111111,  
000000000000000000000000000000000000111,  
000000000000000000000000000000000011111111,  
0000000000000000000000000000000000111111,  
000000000000000000000000000000000011111,  
00000000000000000000000000000000000000,  
00000000000000000000000000000000000000,  
00000000000000000000000000000000000000,  
00000000000000000000000000000000000000,  
00000000000000000000000000000000000000,  
00000000000000000000000000000000000000,  
00000000000000000000000000000000000000,  
00000000000000000000000000000000000000,  
00000000000000000000000000000000000000;

**DATA in data memory** : Array containing numbers : [15 , 1 , 63 , 3 , 225 , 7 , 127, 31]

Output After sorting : [1 , 3 , 7 , 15 , 31 , 63 , 127 , 225]

**SIMULATION RESULTS**

*[See last figure for instant results.]*

**Signals:**

**Result :** to show the sorted array.


**Read\_addr:** to show which instruction number is executing.

**Instr:** binary representation of instruction in 32 bits.


**Clock:** clock of this processor.

**Reset:** Reset the whole processor.


**Fig (i) at time 0 ns**




**Fig (ii) at time 10 ns**




**Fig (iii) at time 20 ns**




**Fig (iv) at time 30 ns**




**Fig (v) at time 40 ns**




**Fig (vi) at time 50 ns**



**Fig (vii) at time 60 ns**



**Fig (viii) at time 70 ns**



**Fig (ix) at time 80 ns**





Fig (x) at time 83 ns



HOW TO USE:

1. Import all the verilog files in the project.
  - a. In case there is an issue with Instruction Memory, Double click on it and add the file “Bubble\_Sort\_Instructions.coe” in Instruction Memory.
  - b. In case there is an issue with Data Memory, Double click on it and add the file “DataMemory\_Unsorted\_Array.coe” in Data Memory.
2. Run the “Test\_Processor.v”.
3. Run the simulation up till ~83ns to 90 ns to see the output.

\*\*\*\*\*THE END\*\*\*\*\*