

VEER KUNWAR INSTITUTE OF TECHNOLOGY, BIJNOR

SWITCHING THEORY & LOGIC DESIGN  
(NEC-304)

Lalit Kumar Rathi (E.C Deptt.)

## Syllabus

NEC-304 Switching Theory and Logic Design

### UNIT-I<sup>st</sup>

Digital system and Binary Numbers: Signed binary numbers, binary codes. Gate-level minimization: The map method up to four variables, don't care conditions, POS simplification, NAND and NOR implementation, Quine Mc-Clusky method (Tabular method).

### UNIT-II<sup>nd</sup>

Combination logic: Combinational circuits, analysis procedure, design procedure, binary-adder-subtractor, decimal adder, binary multiplier, magnitude comparator, decoders, encoders, multiplexers.

### UNIT-III<sup>rd</sup>

Synchronous Sequential logic: Sequential circuits, storage elements: latch, flip flops, Analysis of clocked sequential circuits, state reduction and assignments, design procedure.

Asynchronous Sequential logic: Analysis procedure, circuit with latch design procedure, reduction of state and flow table, race free state assignment, Hazards.

### UNIT-IV<sup>th</sup>

Registers and counters: Shift registers, ripple counter, synchronous counter, other counters.

Memory and programmable logic: RAM, ROM, PLA, PAL.

### References

- ① Digital design → J.S. Katre
- ② Digital logic design → Rashmi Sharma
- ③ Switching theory and Logic design → Dr. Sanjay Sharma
- ④

## UNIT-I<sup>st</sup> Digital Systems and Binary Numbers (1)

① Signals :- We can define "signal" as a physical quantity, which contains some information and which is a function of one or more independent variables.

Types of Signals :- The signals can be of two types

- i) Analog signals
- ii) Digital Signals

iii) Digital Signals :- A Digital signal is defined as the signal which has only a finite number of distinct values.

Digital signals are not continuous signal. They are discrete signals as shown in fig. below.




Fig. → Digital signal

Types of Digital s/gs	No. of distinct values
Binary	2
Octal	8
Hexadecimal	16

⇒ Sources of Digital Signal :-

\* The digital signal can be obtained directly from the computer. All the data used by the computer is digital.

\* We can also use an A to D converter so as to convert analog signals into digital signals.

⇒ Advantages of Digital Signals:-

- \* Digital signals can be processed and transmitted more efficiently and reliably than analog signals.
- \* It is possible to store the digital data.
- \* The effect of "noise" (unwanted fluctuations) is less. So digital data does not get corrupted.

② System or Circuit :- A system (s/y) is defined as the physical device or group of devices which performs the required operations of the signal (s/g) applied at its input (i/p).

Systems can be of two types.

- i) Analog System
- ii) Digital System

ii) Digital System :- Digital system is defined as the s/y which processes or works on the digital s/g's.

The i/p signal to a digital s/y is digital and its o/p signal is also digital s/g.

⇒ Advantages of Digital systems:-

- \* They have higher accuracy.
- \* They are less affected by variation in temperature.
- \* Less affected by Noise.
- \* Design is much easier.
- \* They are cost efficient.
- \* Communication and data transmission b/w the digital s/y's is much easier.




Fig. → Digital System

⇒ Examples of digital systems:-

- \* In Comm. System
- \* Digital TV and disks.
- \* Traffic control
- \* Digital cameras.
- \* Weather monitoring
- \* Digital computers

### ③ Binary Arithmetic:-

(2)

⇒ Binary Addition:- The four basic rules for binary addition in term of sum and carry are as follows.

Rule	A	B	Sum	Carry	Binary (2) Octal (8) Decimal (10) Hexa-decimal (16)	Weighted Codes
1.	0	0	0	0		
2.	0	1	1	0		
3.	1	0	1	0		
4.	1	1	0	1	Excess-3 Gray Code	Non-Weighted Codes

### Steps for Binary Addition:-

Step I → Add the least significant bits (LSB)

Step II → Write the carry digit on top of the next column of bits.

Step III → Add carry with the digits in the second column to get the sum.

Step IV → Write the carry on the top of next column and continue.

Q. Add the following binary numbers.  $A = (10111)_2$  and  $B = (11001)_2$ .

Solu.

$$\begin{array}{r}
 \text{Carry} & 1 & 1 & 1 & 1 \\
 A = & 1 & 0 & 1 & 1 \\
 + B = & 1 & 1 & 0 & 0 \\
 \hline
 A+B = & 1 & 1 & 0 & 0 & 0
 \end{array}
 \xrightarrow{\text{LSBs (Least significant bits)}}$$

$$(10111)_2 + (11001)_2 = (110000)_2$$

$10111 \rightarrow 23$	Simple Addition Method
$11001 \rightarrow 25$	
$110000 \rightarrow 48$	

Q. Add the following binary numbers.  $011$  and  $101$ .

Solu.

$$\begin{array}{r}
 \text{Carry} & 1 & 1 \\
 A = & 0 & 1 & 1 \\
 + B = & 1 & 0 & 1 \\
 \hline
 A+B = & 1 & 0 & 0
 \end{array}$$

$011 \rightarrow 3$
$101 \rightarrow 5$
$1000 \rightarrow 8$

$$(011)_2 + (101)_2 = (1000)_2$$

→ Binary Subtraction :- The four basic rules for binary subtraction in terms of subtraction and borrow are as follows.

Case	A	B	Subtraction	Borrow
1	0	0	0	0
2	1	0	1	0
3	1	1	0	0
4	0	1	1	1

Steps for Binary Subtraction :-

Step I → Subtract column by column

Step II → Always start from the column of LSBs.

Step III → If necessary, borrow from the next higher column.

Q. Subtract the following binary numbers:  $A = (11011)_2$  &  $B = (10110)_2$

Solu.

$$\begin{array}{r}
 \text{Borrow} \\
 - \\
 \begin{array}{r}
 A = 11011 \\
 - B = 10110 \\
 \hline
 A-B = 00101
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 (11011)_2 = 27 \\
 (10110)_2 = 22 \\
 \hline
 (00101)_2 = 5
 \end{array}$$

Q. Subtract the decimal number  $(38)_{10}$  and  $(29)_{10}$  by converting them into binary.

Solu.  $(38)_{10} = (100110)_2$        $(29)_{10} = (11101)_2$

$$\begin{array}{r}
 \text{Borrow} \\
 - \\
 \begin{array}{r}
 A = 100110 \\
 - B = 011101 \\
 \hline
 A-B = 001001
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 38 \\
 - 29 \\
 \hline
 9 = (100)_2
 \end{array}$$

Q. Subtract the following numbers:  $A = (110101)_2$  &  $B = (010111)_2$

$$\begin{array}{r}
 \text{Borrow} \\
 - \\
 \begin{array}{r}
 A = 110101 \\
 - B = 010111 \\
 \hline
 A-B = 011110
 \end{array}
 \end{array}$$

④ Complements :- Complements are used in the digital computers in order to simplify the subtraction operation and for the logical manipulations. ③

⇒ 1's Complement :- The 1's complement of a binary number is the number that results when we complement each bit. The process of obtaining 1's complement has been illustrated in fig. below.





Fig → Obtaining 1's complement

Note : This system is called as 1's complement because the number can be subtracted from 1111 1111 to obtain the result. The answer will be same as if all the 1's were changed to 0's and all the 0's were changed to 1's.

Q. Obtain the 1's complement of the following numbers:  $(1010)_2$  &  $(1101010)_2$

Solu.	Given Number	1's complement
	1010	0101
	11010101	00101010

And

$$\begin{array}{r} 1111 \\ - 1010 \rightarrow \text{Given No.} \\ \hline 0101 \end{array} \quad \begin{array}{r} 11111111 \\ - 11010101 \rightarrow \text{Given Number} \\ \hline 00101010 \end{array}$$

1's complement → 0101      1's complement

⇒ Representation of positive and Negative Numbers using 1's complement :-

\* Positive number in 1's complement form are represented in the same way as the positive sign magnitude number. That means  $(+5)_{10}$  can be represented as  $(0101)_2$ .

\* But the -ve numbers are the 1's complement of the corresponding +ve

numbers. For example  $(-5)_{10}$  is represented as:

$$\begin{array}{ccc} (+5)_{10} & \xrightarrow{\text{Sign}} & 0 \\ (-5)_{10} & \xrightarrow{\text{Magnitude}} & 1010 \end{array}$$

1's complement

Decimal Number	1's Complement
+7	0111
+6	0110
+5	0101
+4	0100
+3	0011
+2	0010
+1	0001
+0	0000
-0	1111
-1	1110
-2	1101
-3	1100
-4	1011
-5	1010
-6	1001
-7	1000
	-0

$\left. \begin{matrix} \text{Max +ve no. } = 2^7 - 1 \\ \text{Max -ve no. } = -(2^7 - 1) \end{matrix} \right\}$

+ve numbers in their normal form.

-ve numbers in their 1's complement form.

$\Rightarrow$  2's complement: The 2's complement of a binary number is obtained by adding 1 to the LSB of 1's complement of that number or i.e. 2's complement = 1's complement +1

Q: Obtain the 2's complement of  $(10110010)_2$ .

Solu:

$$\begin{array}{r} \text{Given number: } 10110010 \\ \text{1's complement: } 01001101 \\ +1 \\ \hline \text{2's complement: } 01001110 \end{array}$$

Ans

⇒ Representation of +ve and -ve Numbers using 2's complement: (4)

\* Positive numbers in 2's complement form are represented the same way as in the sign-magnitude and 1's complement form.

\* For example  $(+6)_{10}$  is represented as 0110 in the 2's complement form.

\* But the 2's complement of -ve number is obtain by adding 1 in the 1's complement of given binary number.

\* For example  $(-6)_{10}$  is represented in the 2's complement form as follows:

$$\begin{array}{r} (+6)_{10} = 0110 \\ \text{1's complement: } 1001 \\ \hline \end{array}$$

$$1010 \quad \text{2's complement of } (-6)_{10} \quad \text{Ans}$$

\* 2's complement is another method of storing negative values. A typical microcomputer represents +ve and -ve numbers with the help of 2's complement.

+ve integers: $2^{n-1} - 1$	1's Complement	2's Complement
-ve integers: $2^n$		

Decimal	1's Complement	2's Complement
+7	0111	0111
+6	0110	0110
+5	0101	0101
+4	0100	0100
+3	0011	0011
+2	0010	0010
+1	0001	0001
0	0000	0000
-1	1110	1110
-2	1101	1101
-3	1100	1101
-4	1011	1100
-5	1010	1011
-6	1001	1010
-7	1000	1001
-8	10111	11000

**⑤ Sign-Magnitude Numbers:** If the data has +ve as well as -ve no. then the signed binary numbers should be used. The +ve or -ve signs are also represented in the binary form i.e by using 0 or 1. So a 0 is used to represent the +ve sign and 1 is used to represent the (-) sign.

\* The MSB of a binary number is used to represent the sign and the remaining bits are used for representing the magnitude. 8-bit signed binary numbers are shown below.

$$\begin{array}{c} \text{Sign bit } 0 \\ \text{MSB} \\ (0 = +\text{ve}) \end{array} \xrightarrow{\quad} \boxed{1 \ 1 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1} \xrightarrow{\quad \text{Magnitude} \quad} (89)_0$$

$$\begin{array}{c} \text{Sign bit } 1 \\ \text{MSB} \\ (1 = -\text{ve}) \end{array} \xrightarrow{\quad} \boxed{1 \ 1 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1} \xrightarrow{\quad \text{Magnitude} \quad} (-89)_0$$

**Note:** The numbers shown above contains a sign bit followed by magnitude bits. Numbers in this form are called as sign-magnitude no. or sign-number.

Advantages of sign-magnitude numbers:-

- \* The main advantage is their simplicity.
- \* We can easily find the magnitude by deleting the sign bit.

Disadvantages: The sign-magnitude numbers have a limited use because they require complicated circuits. These nos. are used in A to D converters.

$\Rightarrow$  Addition of Signed Numbers!

$\Rightarrow$  Case 1:- Addition of both +ve Numbers:-

$$\begin{array}{r} A = +7 \quad 0000 \ 0111 \\ B = +12 \quad + \ 0000 \ 1100 \\ \hline \boxed{0001 \ 0011} \\ \downarrow \text{Sign bit} \\ \text{Magnitude} \end{array}$$

$\Rightarrow$  Case 2:- Smaller number is negative:-  $A = -7$ ,  $B = +12$ .

$$\begin{array}{r} A = -7 \quad 1111 \ 1001 \\ B = +12 \quad 0000 \ 1100 \\ \hline \boxed{1111 \ 0101} \\ \downarrow \text{Sign bit} \\ \text{Magnitude} \end{array}$$

$\xleftarrow{\quad \text{2's complement of } (+7) \quad}$

$\xrightarrow{\quad \text{Discard first column} \quad}$

And the correct answer is  $\boxed{0} \underset{\text{Sign bit}}{\boxed{0}} \underset{\text{Magnitude}}{0101} = (5)_10$

(5)

$\Rightarrow$  Case 3: Both numbers negative:-  $A = +7$  and  $B = -12$

$$+12 = 00001100 \quad \text{Binary of } +12$$

$$\begin{array}{r} 11110011 \\ +1 \\ \hline \end{array} \quad \text{1's complement}$$

$$B = -12 = \overline{11110100} \quad 2^{\text{'s complement}}$$

$$A = +7 = \overline{00000111}$$

$$\begin{array}{r} \boxed{1} \underset{\text{Sign bit}}{\boxed{1}} \underset{\text{Magnitude}}{111011} \\ +1 \\ \hline \end{array}$$

Here the sign bit is 1 means it answer is negative and in the form of 2's complement, thus the original answer is given as,

$$\begin{array}{r} 1111011 \\ -1 \\ \hline \end{array}$$

$$\begin{array}{r} \boxed{1} \underset{\text{Sign bit}}{\boxed{1}} \underset{\text{Magnitude}}{111010} \\ +1 \\ \hline \end{array}$$

$$\begin{array}{r} \boxed{1} \underset{\text{Sign bit}}{\boxed{0}} \underset{\text{Magnitude}}{0000101} \\ +1 \\ \hline \end{array} \rightarrow (-5)_10$$

$\Rightarrow$  Case 4: Both numbers negative:-

+7 = 00000111  
↓ Invert all bits

$$\begin{array}{r} 1111000 \\ +1 \\ \hline \end{array} \quad \text{1's complement}$$

$$(-7) = \overline{11111001} \quad 2^{\text{'s complement}}$$

$$\begin{array}{r} \boxed{1} \underset{\text{Sign bit}}{\boxed{1}} \underset{\text{Magnitude}}{11110100} \\ +1 \\ \hline \end{array}$$

Discard carry  
 $\downarrow$

Here sign bit is 1 but 1 carry is remaining, thus the answer is -ve and have in its real form.

$$\begin{array}{r} (-7) \\ + (-12) \\ \hline -19 = (11101101)_2 \end{array}$$

## ⑥ Binary Subtraction Using 1's and 2's complements:-

$\Rightarrow$  Subtraction using 1's complement; The steps for subtraction  $(A)_2 - (B)_2$  using 1's complement are as follows.

\* Step I: Convert number to be subtracted  $(B)_2$  to its 1's complement.

\* Step II: Add  $(A)_2$  and 1's complement of  $(B)_2$  using the rules of binary addition.

\* Step III: If final carry is 1, then add it to the result of addition obtained in step II to get the final result of  $(A)_2 - (B)_2$ . Note that if the final carry is 0, then the subtraction is +ve and its true form.

\* Step IV: If the final carry produced in step 2 is 0 then the result obtained in step 2 is -ve and in the 1's complement form. So convert it into true form.

There are four possible cases depending on the magnitude and sign of the numbers.

Case 1: No A & B, both positive and  $A > B$ .

Case 2: A & B, both positive &  $A < B$ .

Case 3: Both nos are -ve.

Case 4:  $A = B$ .

Case 4: Q: Perform  $(9)_10 - (4)_10$  using 1's complement method.

Solu: Step I  $\rightarrow$  Convert  $(4)_10$  into 1's complement,

$$(4)_{10} = (0100)_2$$

$$1\text{'s complement} = (1011)_2$$

Step II  $\rightarrow$  Add  $(9)_10$  & 1's complement of  $(4)_10$ ,

$$(9)_{10} = \begin{array}{r} 1 \\ 0 \\ 0 \\ 1 \end{array}$$

$$1\text{'s complement of } (4)_{10} = \begin{array}{r} 1 \\ 0 \\ 1 \\ 1 \end{array}$$

$$\begin{array}{r} 1 \\ 0 \\ 0 \\ 1 \\ + \\ 1 \\ \hline 0 \\ 1 \\ 0 \\ 0 \end{array}$$

Step III  $\rightarrow$  Here final carry is 1 so add final carry into the result of step II,

$$\begin{array}{r} 1 \\ 0 \\ 0 \\ 1 \\ + \\ 1 \\ \hline 0 \\ 1 \\ 0 \\ 1 \end{array}$$

0 1 0 1 Ans as positive and its true form

Case 2: Q: Subtract  $(9)_{10}$  from  $(4)_{10}$  using 1's complement method.

Solu.

Obtain 1's complement of  $(9)_{10}$  as,

$$(9)_{10} = (100)_2$$

1's complement of  $(9)_{10} = 0110$

Now Add  $(4)_{10}$  & 1's complement of  $(9)_{10}$

$$(4)_{10} = (100)_2$$

$$\begin{array}{r} 0100 \\ 0110 \\ \hline 1010 \end{array}$$

→ final carry is zero thus answer in  
1's complement form i.e.,

$$\begin{array}{r} 1010 \\ \downarrow \text{Invert all bits.} \\ 0101 \end{array}$$

Hence  $(4)_{10} - (9)_{10} = (0101) = (-5)_{10}$  Ans

Case 3: Q: Perform  $(-4)_{10} - (-8)_{10}$  using 1's complement method.

Solu.

$$(-4)_{10} = (-8)_{10} = (-4)_2 + (8)_2 = (8)_{10} - (4)_{10}$$

$$(4)_{10} = (100)_2$$

1's complement of  $(4)_{10} = (101)_2$

$$(8)_{10} = 1000$$

$$\begin{array}{r} 1000 \\ 1011 \\ \hline 0011 \end{array}$$

$$\begin{array}{r} 0011 \\ \downarrow \text{Invert all bits.} \\ 0100 \end{array}$$

Answer is +ve and its true form  
 $(-4)_{10} - (-8)_{10} = (0100)_2$  Ans

Case 4: Q: Subtract  $(5)_{10}$  from  $(5)_{10}$  using 1's complement.

Solu.

$$(5)_{10} = (0101)_2$$

$$1's \text{ comp. of } (5)_{10} = (1010)_2$$

$$\begin{array}{r} 0101 \\ 1010 \\ \hline 1111 \end{array}$$

final carry is 0 so answer is in 1's  
complement form.

$$\begin{array}{r}
 1 \ 1 \ 1 \ 1 \\
 \downarrow \text{Invert all bits} \\
 0 \ 0 \ 0 \ 0
 \end{array}$$

A

Thus  $(5)_{10} - (5)_{10} = (0000)_2$

⇒ Binary Subtraction using 2's complement Method :- steps for subtraction  $(A)_2 - (B)_2$  using 2's complement.

\* Step I: Add  $(A)_2$  to the 2's complement of  $(B)_2$ .

\* Step II: If the carry is generated then the result is +ve and in its true form.  
 \* Step III: If the carry is not produced then the result is -ve and in its 2's complement form.

There are four possible cases depending on the magnitude and sign of the number.

Case 1: Both A & B are +ve with  $A > B$ .

Case 2: Both A & B are +ve with  $A < B$ .

Case 3: Both A & B are -ve.

Case 4: Both A & B are equal.

Case 1: Q. Perform  $(3)_{10} - (5)_{10}$  using 2's complement method.  
Solu. Obtain 2's complement of  $(5)_{10}$ .

$$\begin{array}{r}
 (5)_{10} \rightarrow (0101)_2 \xrightarrow{\substack{+1 \\ 2's \text{ compt}}} \overline{1011} \quad \text{Ans}
 \end{array}$$

$$(9)_{10} = 1001$$

$$2's \text{ compf of } (5)_{10} = \overline{1011}$$

$$\begin{array}{r}
 \text{Find carry shows,} \\
 \boxed{1} \quad \boxed{0} \quad \boxed{1} \quad \boxed{0} \quad \boxed{0} \\
 \text{The answer is +ve,} \\
 \text{and in its true form} \\
 \text{Thus } (9)_{10} - (5)_{10} = (0100)_2 \quad \text{Ans}
 \end{array}$$

Case 2: Q. Perform  $(5)_{10} - (9)_{10}$  using the 2's complement method.  
Solu.

$$\begin{array}{r}
 (9)_{10} \rightarrow (1001)_2 \xrightarrow{\substack{+1 \\ 2's \text{ compt}}} \overline{0110} \quad \text{Ans}
 \end{array}$$

$$(5)_{10} = 0101$$

$$\begin{array}{r}
 2's \text{ compf of } (9)_{10} = \overline{0111} \\
 \text{It indicates carry } \boxed{1} \text{ in its 2's compf.}
 \end{array}$$

(7)

Thus Answer

$$\begin{array}{r} 1100 \\ - 1 \\ \hline 1011 \end{array}$$

↓ Invert bits

$$(5)_{10} - (9)_{10} = (-4)_{10} = (0100)_2$$

Case 3: Q. Perform  $(-4)_{10} - (-6)_{10}$  using the 2's complement method.

Solu:  $(-4)_{10} - (-6)_{10} = (6)_{10} + (6)_{10} = (6)_{10} - (4)_{10}$

$$(4)_{10} \rightarrow (0100)_2 \rightarrow (1011)_2$$
 1's comp<sup>t</sup>.

$$(4)_{10} \rightarrow (0100)_2 \xrightarrow{+1} \overline{1100}$$
 2's comp<sup>t</sup>.

$$\begin{array}{r} (6)_{10} = 0110 \\ 2's \text{ comp}^t \text{ of } (4)_{10} = 1100 \\ \hline \boxed{0010} \end{array}$$

Discard carry

Hence,  $(-4)_{10} - (-6)_{10} = (0010)_2$  Ans

Case 4: Q. Perform  $(5)_{10} - (5)_{10}$  using the 2's complement method.

Solu:  $(5)_{10} \rightarrow (0101)_2 \rightarrow 1010$  is comp<sup>t</sup>.

$$\begin{array}{r} (5)_{10} = 0101 \\ 2's \text{ comp}^t \text{ of } (5)_{10} = 1011 \\ \hline \boxed{0000} \end{array}$$

Discard final carry

$$\begin{array}{r} (5)_{10} - (5)_{10} = (0000)_2 \\ \hline \boxed{0000} \end{array}$$

Ans

Q: Perform the subtraction using: a) 1's comp<sup>t</sup> b) 2's comp<sup>t</sup>  
if A =  $\frac{1101}{16}$ , B =  $\frac{1000}{16}$ Q: Perform the following subtraction using 1's complement method.  
 $(0011.1001)_2 - (0001.1110)_2$ 

Solu:  $(0011.1001)_2 \rightarrow 1110.0001$  1's complement

$$\begin{array}{r} 1110.0001 \\ - 0001.1010 \\ \hline \boxed{1111.1011} \\ \text{Final carry} \end{array}$$

Ans

Q. Perform following subtraction using 1's and 2's complement.

$$(11010)_2 - (1011)_2 \quad \downarrow$$
$$-(0001)_2 \quad \downarrow$$
$$-(0001)_2$$

Q. Perform following binary operation using 2's complement method.

a)  $(1010)_2 - (0101)_2 \quad \downarrow$

b)  $(1001)_2 - (1101)_2 \quad \downarrow$

Q. Perform the operation of subtraction with the following binary numbers using 2's complement

a)  $10010 - 10011 \quad \downarrow$

b)  $100 - 110000 \quad \downarrow$

c)  $11010 - 10000 \quad \downarrow$

$(00001)_2 \quad -(10100)_2 \quad (01010)_2$

#### ⑦ Binary Coded Decimal (BCD) code:

\* In this code each decimal digit is represented by a 4-bit binary number. Thus BCD is a way to express each of the decimal digits with a binary code.

Decimal	0	1	2	3	4	5	6	7	8	9
BCD	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001


⇒ Invalid BCD codes! - with these four bits we can represent sixteen numbers (0000 to 1111). But in BCD code only the first ten of these are used (0000 to 1001).

The remaining six code combinations i.e. 1010 to 1111 are invalid in BCD.

⇒ Conversion of big decimal numbers to BCD: To express any decimal number to BCD, simply express each decimal digit with its equivalent 4-bit BCD code as shown in below.

Decimal Number:

BCD equivalent:



Q. 2

⇒ Advantages of BCD codes:-

- \* It is very similar to decimal number.
- \* We need to remember binary equivalents of decimal numbers 0 to 9 only.
- ⇒ Disadvantages of BCD codes:-

\* The addition and subtraction of BCD have different rules.

\* The BCD arithmetic is little more complicated.

- \* BCD needs more number of bits than binary to represent the same decimal number so BCD is less efficient than binary.

Q. Convert decimal 8620 into BCD.

$$\begin{array}{r} \text{Solu.} \\ \hline \text{BCD} \rightarrow \end{array} \quad \begin{array}{r} 8620 \\ \downarrow \quad \downarrow \quad \downarrow \\ 1000 \ 0110 \ 0010 \ 0000 \end{array}$$

② BCD Arithmetic:-

⇒ BCD Addition :- There are four possible cases for BCD Addition.

\* Case 1 :- Sum is equal to or less than 9 and carry 0.

Q. Obtain addition of  $(2)_{10}$  &  $(6)_{10}$  in BCD.

Solu.      • Decimal      BCD  
 $(2)_{10} \rightarrow 0010$   
 $(6)_{10} \rightarrow 0110$

$$\begin{array}{r} \text{Answer} \quad (2)_{10} \rightarrow \boxed{0} \ 1 \ 0 \ 0 \ 0 \\ \text{Final carry is } 0 \end{array}$$

Sum is a valid BCD Number.

$$(2)_{10} + (6)_{10} = (10\ 00)_2$$

\* Case 2 :- Sum is greater than 9 and carry is 0.

Q. Obtain addition of  $(7)_{10}$  and  $(6)_{10}$  in BCD.

Solu.      • Decimal      BCD  
 $(7)_{10} \rightarrow 0111$   
 $(6)_{10} \rightarrow 0110$

$$\begin{array}{r} \text{Answer} \quad (7)_{10} \rightarrow \boxed{1} \ 1 \ 0 \ 1 \\ \text{Final carry is } 1 \end{array}$$

This is an invalid BCD number.

∴ we get invalid BCD no. than add (6) or (0110) to obtain answer.

Thus,

$$\begin{array}{r} \text{Invalid BCD} \longrightarrow \\ \text{Add } (6)_{10} \longrightarrow \\ \hline \text{Final carry} \rightarrow \boxed{\boxed{0011}} \end{array}$$

$$\begin{array}{r} 0001 \\ + 0011 \\ \hline 1 \end{array}$$

Final answer:-  $(7)_{10} + (6)_{10} = (13)_{10} = (0001\ 0011)_2$  Ans

\* Case 3: Sum less than an equal to 9 but carry 1

Q: Obtain  $(9)_{10} + (8)_{10}$  in BCD.

Soln

$$\begin{array}{r} \text{Decimal} \longrightarrow \text{BCD} \\ (9)_{10} \longrightarrow 1001 \\ (8)_{10} \longrightarrow 1000 \\ \hline \text{Answer} = (17)_{10} \end{array}$$

$$\begin{array}{r} 0001 \\ + 0001 \\ \hline 0001 \end{array}$$

Incorrect result (BCD)

Now add  $(6)_{10}$  in incorrect BCD result.

$$\begin{array}{r} 0004 \\ + 0000 \\ \hline 0004 \end{array}$$

1

Ans

$(9)_{10} + (8)_{10} = (17)_{10} = (0001\ 0111)_2$  Ans

\* Case 4: Sum is greater than 9 but carry 1.

Q: Add  $(57)_{10}$  and  $(26)_{10}$  in BCD.

Soln

$$\begin{array}{r} \text{Decimal} \longrightarrow \text{BCD} \\ (57)_{10} \longrightarrow 0101\ 0111 \\ (26)_{10} \longrightarrow 0010\ 0110 \\ \hline \text{Result} = (83)_{10} \end{array}$$

$\begin{array}{r} 0111 \\ + 0110 \\ \hline 1101 \end{array}$  Invalid BCD

$\begin{array}{r} 0111 \\ + 0110 \\ \hline 0000\ 1101 \end{array}$  Valid BCD

Now add  $(6)_{10}$  in invalid BCD i.e.

$$\begin{array}{r} 0111\ 1101 \\ + 0000\ 1101 \\ \hline 0000\ 0000\ 0000\ 0111 \end{array}$$

$\therefore (57)_{10} + (26)_{10} = (83)_{10} = (1000\ 001)_2$  Ans

(9)

Q: Add  $(569)_{10}$  and  $(687)_{10}$  in BCD.

$$\begin{array}{r} \text{Solu.} \\ \hline \text{Decimal} & \text{BCD} \\ 569 & 0101 \quad 0110 \quad 1001 \\ + 687 & 0100 \quad 0111 \quad 0111 \\ \hline 1256 & 1011 \quad 1111 \quad 0000 \end{array}$$

Invalid BCD with carry 1

Thus,

$$\begin{array}{r} 1011 \\ + 0110 \\ \hline 0001 \end{array}$$

Add(5)

Final Carry

$$(569)_{10} + (687)_{10} = (1256)_{10} = (0001 \ 0010 \ 0101 \ 0110) \text{ Ans}$$

$\Rightarrow$  BCD subtraction! The subtraction of two BCD nos. A & B can be performed using one of the following methods.

\* g's complement.

\* 9's complement! The 9's complement of a BCD number can be obtained by subtracting it from 9.

For example 9's complement of 1 is 8.

It is performed as following (A-B).

\* Step I: Obtain the 9's complement of number B.

\* Step II: Add A and 9's complement of B.

\* Step III: If a carry is generated in Step II then add it to the sum to obtain the final result. The carry is called as end around carry.

\* Step IV: If carry is not produced then the result is -ve hence take 9's complement of the result.

Q: Subtract  $(3)_{10}$  from  $(7)_{10}$  in BCD

Solu. Obtain 9's complement of  $(3)_{10}$

$$\Rightarrow 9-3 = (6)_{10}$$

Now add  $(7)_{10}$  and 9's complement of  $(3)_{10}$ .

$$\begin{array}{r} 7 \\ + 6 \\ \hline 13 \end{array}$$

Final carry  $\leftarrow \boxed{1}3$

Thus,  $(7)_{10} - (3)_{10} = (4)_{10}$

Q. Perform the subtraction  $(4)_{10} - (7)_{10}$  using 9's complement.

Solu: 9's complement of  $(7)_{10} = 9 - 7 = (2)_{10}$

Now add  $(4)_{10}$  & 9's complement of  $(7)_{10}$ ,

$$\begin{array}{r} 4 \\ + 2 \\ \hline 6 \\ \boxed{0} \end{array} \quad \begin{array}{r} 0100 \\ + 0010 \\ \hline 0110 \end{array}$$

Final carry Thus result is -ve 1 in 9's complement form.

So take 9's complement of result,

$$\begin{array}{r} 0001 \\ 1001 \\ 0110 \\ \hline 3 \end{array}$$

$$\therefore (4)_{10} - (7)_{10} = (-3)_{10} = -(0011)_2$$

Q. Perform  $(83)_{10} - (21)_{10}$  using 9's complement method.

$$(83)_{10} - (21)_{10} = (62)_{10}$$

Solu: Obtain 9's complement of  $(21)_{10}$ ,

$$\begin{array}{r} 99 \\ - 21 \\ \hline 78 \end{array}$$

Now add  $(83)_{10}$  & 9's complement of  $(21)_{10}$  i.e.

$$\begin{array}{r} 83 \\ \cancel{78} \\ \hline 1161 \\ \cancel{\underline{+1}} \\ \hline 62 \end{array} \quad \begin{array}{r} 1000 \ 0011 \\ 0111 \ 1000 \\ \hline \end{array}$$

Invalid BCD

Invalid BCD

$$\begin{array}{r} 1111 \ 1011 \\ 0110 \ 0110 \\ \cancel{1111} \cancel{1111} \\ \hline \boxed{0110} \ 0001 \\ \downarrow \uparrow \\ +1 \end{array} \quad \begin{array}{r} 1111 \ 1011 \\ 0110 \ 0110 \\ \cancel{1111} \cancel{1111} \\ \hline \boxed{0110} \ 0001 \\ \downarrow \uparrow \\ +1 \end{array}$$

Final carry is one &  
the result is five 1's  
thus from

$$\therefore (83)_{10} - (21)_{10} = (62)_{10} = (0110 \ 0010)$$

(10)

Q. Perform  $(52)_{10} - (89)_{10}$  using 9's complement.Solu. 9's complement of  $(89)_{10} = 99 - 89 = (10)_{10}$ 

$$\begin{array}{r} (52)_{10} = 0101 \\ (10)_{10} = + 0001 \\ \hline 0110 \quad 0010 \end{array}$$

Here final carry is 0 so the answer is negative and in the form of 9's complement. so take the 9's complement of answer as,

$$\begin{array}{r} 1001 \\ - 0110 \\ \hline 0011 \end{array} \quad \begin{array}{r} 1001 \\ - 0010 \\ \hline 0111 \end{array} \quad \begin{array}{c} \downarrow \\ 7 \end{array} \quad \text{Final answer}$$

Thus  $(52)_{10} - (89)_{10} = -(37)_{10} = (0011 \ 0111)_{\text{Ans}}$

\* Subtraction using 10's complement:- The 10's complement is obtained by adding 1 to the 9's complement. The 10's complement can be used to perform the BCD subtraction as follows.

\* Step I: Obtain the 10's complement of number to be subtracted.

\* Step II: Add the minuend to the 10's complement of subtrahend.

\* Step III: Discard carry. If carry is 1 then the answer is true and in its true form.

\* Step IV: If carry is not produced than the answer is -ve. So take 10's complement to get the answer.

Q. Perform the subtraction  $(9)_{10} - (4)_{10}$  in BCD using the 10's complement.

Solu. Obtain 10's complement of  $(4)_{10} = (9 - 4) + 1 = (5)_{10}$ 

$$\begin{array}{r} \text{Now add, } (9)_{10} = 1001 \\ (5)_{10} = + 0110 \\ \hline 1111 \end{array} \quad \text{Invalid BCD}$$

so add  $(6)_{10}$  in invalid BCD number as,

$$\begin{array}{r} 1111 \\ - 0110 \\ \hline 1111 \end{array} \quad \text{Final carry } \leftarrow \boxed{1} \rightarrow \text{This answer is +ve and in true form}$$

Thus,

$$(5)_{10} - (4)_{10} = (5)_{10} = (0101)$$

Q. Perform  $(3)_{10} - (8)_{10}$  in BCD using 10's complement.

Solu:

10's complement of  $(8)_{10} = (9-8)+1 = 2$

Add  $(3)_{10}$  & 10's complement of  $(8)_{10}$  i.e

$$\begin{array}{r} (3) = 0111 \\ (2) = 0010 \\ \hline \end{array}$$

Here final carry is 0 thus ~~result~~ result is negative & in 10's complement

Thus,

$$\begin{array}{r} 1001 \\ - 0101 \\ \hline 0100 \end{array}$$

g's complement  
+1

10's complement & final result

Hence

$$(3)_{10} - (8)_{10} = (-5)_{10} = (1010)$$

Q. Perform  $(54)_{10} - (22)_{10}$  in BCD using 10's complement.

Q. Perform  $(22)_{10} - (54)_{10}$  in BCD using 10's complement.

Q. Convert the decimal number +21 & -21 into 10's & g's complement

Solu:

g's complement of +21 = 021

10's complement of +21 = 021 + 1 = 022

g's complement of -21 i.e  $99 - 21 = 78$

10's complement of -21 i.e

$$\begin{array}{r} 78 \\ +1 \\ \hline 79 \end{array}$$

Q. write g's and 10's complement of the following numbers.

+9090, -3578, +136.8, -136.28

Solu:

g's complement of +9090 : 0000 1001 0000 1001 0000

g's complement of -3578  $\rightarrow$  93578

Sign Bit

11

$$\begin{array}{r} -999 \\ -93578 \\ \hline -96421 \end{array}$$

Sign Bit

9's complement

$$\text{of } +136.8 \rightarrow 0000\ 0001\ 0110\ .1000$$

$$9's \text{ complement of } -136.28 \rightarrow -999.99$$

$$9's \text{ complement of } -136.28 \rightarrow -9136.28$$

$$\begin{array}{r} \text{Sign} \\ \text{Bit} \\ \hline \text{Magnitude} \end{array}$$

10's complements

$$\begin{array}{l} +9090 \longrightarrow 09091 \\ -3578 \longrightarrow 96422 \\ +136.8 \longrightarrow 0137.8 \\ -136.28 \longrightarrow 9864.71 \end{array}$$

⑨ Excess-3 code:-

\* Excess-3 ( $X_{S-3}$ ) code is a non-weighted code used to express decimal numbers as shown below.

Decimal No.  $\rightarrow$  8421 BCD  $\xrightarrow{\text{Add 011}}$   $X_{S-3}$  code

Decimal	BCD	Excess-3
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100

⑩ Gray Code:- Gray code is another non-weighted code. It has a very special feature that only one bit will change

$\Rightarrow$  Gray to Binary Conversion:- For gray to binary conversion, follow the steps given below.

Step I: The MSB of Gray and binary are same. So write it directly.


Step II: Add binary MSB to the next bit of Gray code. Record the result and ignore the carry.

Step III: Continue this process until the LSB is reached.

Q: Convert 1110 Gray to binary.

Solu: Rules for Addition in  
Gray to binary conversion

$0 \oplus 0$	= 0
$0 \oplus 1$	= 1
$1 \oplus 0$	= 1
$1 \oplus 1$	= 0




⇒ Binary to Gray Conversion: For binary to gray conversion follow the following steps given below.


Step I: Record the MSB as it is.

Step II: Add this bit to the next position, regarding the sum & neglecting any carry.

Step III: Continue this process until the last digit is reached.  
Solu: Q: Convert binary code 1011 to gray code.



Q: Encode the decimal number 46 to Gray code.  
Solu:  $(46)_d = (101110)_2$



$$(46)_0 = (101110)_2 = (111001)_{\text{gray}}$$

rectly

the  
(1) Error Detection and Correction codes: When transmission of digital signals takes place b/w two systems then the noise can introduce an error in the binary bits travelling from one system to other system. This means a 0 may change to 1 or 1 may change to 0. These errors can become a serious threat to the accuracy of the system. Therefore it is necessary to detect and correct these errors.

\* How detect and correct errors?: For the detection or correction of these errors, one or more than one extra bits are added to the data bits at the time of transmitting. These extra bits are called as parity bits.

follow

n &

Parity.

# Duality theorem :- Starting with a Boolean relation, we can derive another Boolean relation, called its dual by following steps:

- i) Changing each OR sign to an AND sign.
- ii) Changing each AND sign to an OR sign.
- iii) Complementing all 0's and 1's.

E.g. dual of  $A \cdot 0 = 0$  is written as,  $A + 1 = 1$ .

And Applying duality theorem to  $A \cdot (B+C) = A \cdot B + A \cdot C$

$$\text{then } A + (B \cdot C) = (A+B) \cdot (A+C)$$

### # Boolean Algebraic Theorems/Laws/Expressions :-

#### S.N      Theorems

1.  $A \cdot (B+C) = AB + AC$
2.  $A + (BC) = (A+B)(A+C)$
3.  $A + AB = A$
4.  $1 + A = 1$
5.  $A \cdot (A+B) = A$
6.  $A + \bar{A}B = A + B$
7.  $A \cdot (\bar{A} + B) = A \cdot B$
8.  $A \beta + A\bar{\beta} = A$
9.  $(A+B)(A+\bar{B}) = A$
10.  $A\beta + \bar{A} \cdot C = (A+C) \cdot (\bar{A} + B)$
11.  $(A+B) \cdot (\bar{A}+C) = (A \cdot C) + (\bar{A} \cdot B)$
12.  $A \cdot B + \bar{A} \cdot C + B \cdot C = A \cdot B + \bar{A} \cdot C$
13.  $(A+B) \cdot (B+C) = (A+C) \cdot (\bar{A} + B)$

## Boolean Algebra and Logic Gates

### Boolean Laws:-

① a) An identity element with respect to (+), designated by 0.  
 $A+0 = 0+A = A$

b) An identity element w.r.t (.) , designated by 1.  
 $A \cdot 1 = 1 \cdot A = A$

② a) Commutative w.r.t (+).  
 $A+B = B+A$

b) Commutative w.r.t (.) .  
 $A \cdot B = B \cdot A$

③ a) (.) is distributed over (+).

b) (+) is distributed over (.) .  
 $A \cdot (B+C) = (A \cdot B) + (A \cdot C)$

④ For every binary element A, there exists an element called complement of A (it is denoted by  $\bar{A}$ ) such that,  
 $A+\bar{A}=1$  and  $A\bar{A}=0$

Note that if  $A=0$  then  $\bar{A}=1$  and if  $A=1$  then  $\bar{A}=0$ .

Inputs		Outputs	
A	B	$A+B$	$\bar{A}B$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	1	1

OR operator

Inputs		Outputs		Distributive law			
A	B	C	$B+C$	$A(B+C)$	$AB$	$AC$	$A(B+C)+AC$
0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	1	1	0	0	1
1	0	1	1	1	0	1	1
1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1

NOT operator

Inputs		Distributive law			
A	B	$B+C$	$A(B+C)$	$AB$	$AC$
0	0	0	0	0	0
0	1	1	0	0	0
1	0	1	0	0	0
1	1	1	1	1	1

AND operator


commutative law

(15)

S.N.	Law Name	Statement of the law:
1.	Commutative Law	$A \cdot B = B \cdot A$ $A + B = B + A$
2.	Associative law	$(A \cdot B) \cdot C = A \cdot (B \cdot C)$ $(A + B) + C = A + (B + C)$
3.	Distributive Law	$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$
4.	AND Laws	$A \cdot 0 = 0$ $A \cdot 1 = A$ $A \cdot A = A$ $A \cdot \bar{A} = 0$
5.	OR Laws	$A + 0 = A$ $A + 1 = 1$ $A + A = A$ $A + \bar{A} = 1$
6.	Inversion Law	$\bar{\bar{A}} = A$
7.	Other Important Laws	$A + B + C = (A + B)(A + C)$ $\bar{A} + AB = \bar{A} + B$ $\bar{A} + A\bar{B} = \bar{A} + \bar{B}$ $A + A\bar{B} = A$ $A + \bar{A}B = A + B$

De-Morgan's theorem's: The two theorems suggested by De-Morgan and which are extremely useful in Boolean algebra are as follows.

⇒ Theorem 1:  $\overline{AB} = \bar{A} + \bar{B}$ ; NAND = Bubbled OR! This theorem states that the complement of a product is equal to the addition of the complements. This theorem is illustrated in fig. below.




Verification of this theorem (Truth table)

A	B	AB	$\overline{AB}$	$\bar{A}$	$\bar{B}$	$\overline{\bar{A} + \bar{B}}$
0	0	0	1	1	1	1
0	1	0	1	1	0	1
1	0	0	1	0	1	1
1	1	1	0	0	0	0

Theorem 2:  $\overline{A+B} = \overline{A} \cdot \overline{B}$ ; NOR = Bubbled AND. This theorem states that the complement of sum is equal to product of the complements, i.e.

$$A+B = \overline{A} \cdot \overline{B}$$

This theorem is illustrated in fig. below.



A	B	A+B	$\overline{A+B}$	$\overline{A}$	$\overline{B}$	$\overline{A} \cdot \overline{B}$
0	0	0	1	1	1	1
0	1	1	0	1	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	0

↑ Same ↑

Q. Demonstrate by means of truth tables the validity of the following theorems of Boolean algebra. i) De Morgan's theorem for 3-variables.  
ii) The distribution law of + over .

Solu: i) De Morgan's theorem for 3-variable.

$$\overline{A+B+C} = \overline{A} \cdot \overline{B} \cdot \overline{C} \quad \& \quad \overline{ABC} = \overline{A} + \overline{B} + \overline{C}$$

A	B	C	$A+B+C$	$\overline{A+B+C}$	$\overline{A}$	$\overline{B}$	$\overline{C}$	$\overline{A}+\overline{B}+\overline{C}$
0	0	0	1	1	1	1	1	1
0	0	1	0	1	1	1	0	1
0	1	0	0	1	0	1	1	1
0	1	1	0	1	0	0	1	1
1	0	0	0	1	1	0	1	0
1	0	1	0	1	1	0	0	1
1	1	0	0	1	0	1	0	0
1	1	1	1	0	0	0	0	0

↑ Same ↑

(16)

ii) Distributive law of + over.

$$A+B.C = (A+B).C + A.C$$

A	B	C	$B \cdot C$	$A+B \cdot C$	$A+B$	$A+C$	$(A+B)(A+C)$
0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	0	1	0	0
0	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1
1	0	1	0	1	1	1	1
1	1	0	0	1	1	1	1
1	1	1	1	1	1	1	1

$\bar{A}\bar{B}$	1	0	0
1	0	0	0
0	0	1	0

Q. Prove the following Boolean expression:

$$\text{i)} A + AB = A \quad \text{ii)} A + \bar{A}B = A + B \quad \text{iii)} (A+B)(A+C) = A + BC$$

$$\text{iv)} (A + \bar{B} + AB)(A + \bar{B})(\bar{A}B) = 0 \quad \text{v)} A\bar{B}CD + A\bar{B}C\bar{D} = ACD$$

Sol:

$$\text{i)} L.H.S = A + AB = A(1 + B) = A = R.H.S \quad \because 1 + A = 1 \text{ (OR Law)}$$

$$\text{ii)} L.H.S = A + \bar{A}B = A(1 + B) + \bar{A}B = A + AB + \bar{A}B \quad \begin{matrix} \because 1 + B = 1 \text{ (OR Law)} \\ & \& A + \bar{A} = 1 \text{ (OR Law)} \end{matrix}$$

$$= A + B(A + \bar{A}) \quad \begin{matrix} \text{L.H.S.} \\ \text{Simplification} \end{matrix}$$

$$= A + B = R.H.S$$

$$\text{iii)} L.H.S = (A+B)(A+C) = AA + AC + AB + BC \quad \begin{matrix} \because A \cdot A = A \text{ (AND Law)} \\ = A + AC + AB + BC \end{matrix}$$

$$= A(1 + C) + AB + BC \quad \begin{matrix} \text{L.H.S.} \\ \text{Simplification} \end{matrix}$$

$$= A + AB + BC \quad \begin{matrix} \text{L.H.S.} \\ \text{Simplification} \end{matrix}$$

$$= A(1 + B) + BC \quad \begin{matrix} \text{L.H.S.} \\ \text{Simplification} \end{matrix}$$

$$= A + BC = R.H.S$$

$$\text{iv)} L.H.S = (A + \bar{B} + AB)(A + \bar{B})(\bar{A}B) \quad \begin{matrix} \text{L.H.S.} \\ \text{Simplification} \end{matrix}$$

$$= [A(1 + B) + \bar{B}](A + \bar{B})(\bar{A}B) \quad \begin{matrix} \text{L.H.S.} \\ \text{Simplification} \end{matrix}$$

$$= (A + \bar{B})(A + \bar{B})(\bar{A}B) \quad \begin{matrix} \text{L.H.S.} \\ \text{Simplification} \end{matrix}$$

$$= (A + \bar{B})(\bar{A}B) \quad \begin{matrix} \text{L.H.S.} \\ \text{Simplification} \end{matrix}$$

$$= (A + \bar{B})(A + \bar{B}) = A + \bar{B} \quad \begin{matrix} \text{L.H.S.} \\ \text{Simplification} \end{matrix}$$

$$= A\bar{A}B + \bar{A}\bar{B}B = 0 = R.H.S \quad \begin{matrix} \text{L.H.S.} \\ \text{Simplification} \end{matrix}$$

$$\& B\bar{A} = 0 \quad \& B\bar{B} = 0$$

$$Y) L.H.S = ABCD + A\bar{B}CD = ACD(B + \bar{C}) \quad \because B + \bar{C} = 1 \text{ (OR Law)}$$

Q. Simplify the following expression:  $Y = \overline{(\bar{A}\bar{B} + \bar{A} + AB)}$ .

$$\begin{aligned} \text{Soln.} \quad Y &= \overline{(\bar{A}\bar{B} + \bar{A} + AB)} \quad \because \bar{AB} = \bar{A} + \bar{B} \quad \text{De Morgan's theorem} \\ &= \overline{(\bar{A} + \bar{B} + \bar{A} + AB)} \quad \because \bar{A} + \bar{A} = \bar{A} \quad \text{(OR Law)} \\ &= \overline{(\bar{A} + \bar{B} + AB)} \quad \because \bar{A} + \bar{B} = \bar{A} \quad \text{(OR Law)} \\ &= \bar{A} \cdot \bar{B} \cdot \bar{AB} \quad \text{Law of double complement} \\ &= A \cdot B \cdot (\bar{A} + \bar{B}) \quad \text{De Morgan's Law} \\ &= AB\bar{A} + AB\bar{B} \quad \text{ele out} \\ &= A\bar{A}B + A\bar{B}\bar{B} \quad \text{ele out} \\ &= A\bar{A}B = A\bar{B}\bar{B} \quad \because A\bar{A} = 0 \text{ (AND Law)} \\ &= 0 \cdot B + A \cdot 0 = 0 \quad \underline{\underline{Ans}} \end{aligned}$$

Q. Simplify the following Boolean expressions:

$$\begin{aligned} \text{Soln.} \quad i) \quad A\bar{B} + A\bar{B} + A\bar{B} + \bar{A}\bar{B} &\quad ii) \quad A\bar{B}C + \bar{A}\bar{B}C + A\bar{B}C \\ &= A\bar{B} + A\bar{B} + A\bar{B} + \bar{A}\bar{B} \quad | \quad \begin{array}{l} A+A=A \\ \bar{A}+\bar{A}=A \end{array} \\ &= A\bar{B} + A\bar{B} + \bar{A}\bar{B} \quad | \quad \begin{array}{l} Y = A\bar{B} + A\bar{B} + A\bar{B} + \bar{A}\bar{B} \\ Y = A + A + A + \bar{A} \end{array} \\ &= A(\bar{B} + \bar{B}) + \bar{A}(\bar{B} + \bar{A}) \quad | \quad \begin{array}{l} Y = A(1+B) + \bar{A}\bar{B} \\ Y = A + A\bar{B} \end{array} \\ &= A + \bar{A} \quad | \quad \begin{array}{l} Y = \frac{A + A\bar{B}}{A + \bar{A}} = A + \bar{B} \\ A + \bar{A} = 1 \end{array} \\ i) \quad Y &= A\bar{B}C + \bar{A}\bar{B}C + A\bar{B}C \\ &= A\bar{B}C + BC(\bar{A} + A) \\ &= A\bar{B}C + BC = C(A\bar{B} + B) \quad \underline{\underline{Ans}} \quad \because A + \bar{B}C = A + B \\ &= C(A\bar{B} + B) \quad \because A\bar{B} + B = A + B \quad \underline{\underline{Ans}} \end{aligned}$$

Q. Simplify  $Y = (AB + C)(A\bar{B} + D)$

$$\begin{aligned} \text{Soln.} \quad Y &= (AB + C)(A\bar{B} + D) \quad \because 1 + C + D = 1 \\ &= AB \cdot AB + AB \cdot D + A\bar{B} \cdot C + DC \quad \& AA = A \\ &= AB + ABD + A\bar{B}C + DC \quad \underline{\underline{Ans}} \quad \text{Buff} \\ &= AB(1 + D + C) + DC = AB + CD \quad \underline{\underline{Ans}} \end{aligned}$$

(17)

Q. For the given function  $F = x\bar{y} + x\bar{y}$ , find the complement of  $F$ .

$$\text{Solu. } F = x\bar{y} + x\bar{y} = x\bar{y}$$

$$F = \overline{x\bar{y}} = \overline{x} + \overline{y} = \overline{x} + y \quad \text{A.s}$$

Theorem

Logic Gates: Logic gates are the devices used as basic building blocks of all the digital circuits. The basic logic gates are NOT, AND & OR along with NOR, NAND, EX-OR etc. We have to use different laws, rules and theorems to analyze the digital circuits. A logic gate is an electronic circuit having one or more than one inputs and only one output.

Logic Gates	
Basic Gates	Universal Gates
* NOT	* NAND
* AND	* NOR
* OR	

Positive and Negative Logic :-

Positive logic : Logic 0 (Low) = 0V  
Logic 1 (High) = +5V

Negative logic : Logic 0 (Low) = +5V  
Logic 1 (High) = 0V

NOT Gate	
A	Y = $\bar{A}$
Symbol	

A+B

AND Gate

AND Gate	
Inputs	Output
A B	Y = AB

Buffer	
x	f = x
Symbol	

Truth table	
X	f
0	0
1	1

OR Gate:-



Symbol

Ex-OR Gate:-



symbol

Truth table

I/Ps		O/P
A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

Truth table

I/Ps		O/P
A	B	$Y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0


Truth table

Ex-NOR Gate:-




Q: Draw the combinational circuit using the basic gates to obtain the following output.  $Y = AB + BC + \bar{A}\bar{B}$

Solu:-



Q: Sketch the following equation. Using one AND gate and one OR gate only.  $Y = (A+B)(A+C)$  (18)

$$\begin{aligned}
 \text{Solu. } Y &= (A+B)(A+C) \\
 Y &= AA + AC + AB + BC \\
 &\quad \boxed{\because AA = A} \\
 Y &= A + AC + AB + BC \\
 &\quad \boxed{1+C=1} \\
 Y &= A + AB + BC \\
 &\quad \boxed{1+B=1} \\
 Y &= A + BC
 \end{aligned}$$



Q: Obtain the Boolean equation for the logic circuit shown in fig. below.

$$\begin{aligned}
 \text{Solu. } Y &= A \cdot B + \bar{C} \\
 Y &= \overline{A \cdot B} + \bar{C}
 \end{aligned}$$

Q: Write the Boolean expression for the logic circuit shown in fig. below

$$\begin{aligned}
 \text{Solu. } Y &= \bar{A} \cdot \bar{B} + \bar{C} \\
 Y &= \overline{A \cdot B} + \bar{C}
 \end{aligned}$$

UNIVERSAL Gates!: The NAND and NOR gates are called as Universal gates because it is possible to implement any boolean expression with the help of only NAND or only NOR gates. Hence a user can build any combinational circuit with the help of only NAND gates or only NOR.

⇒ NAND gate :-

$$\begin{array}{c}
 \text{A} \quad \text{B} \\
 \text{Y} = \overline{A \cdot B} \quad \text{or} \quad \text{Y} = \overline{A} \cdot \overline{B}
 \end{array}$$

⇒ Universality of NAND gate :-  
i) NOT gate using NAND gate :-  
 $Y = \overline{A \cdot B} = \overline{A \cdot A} = \overline{A}$

$$\begin{array}{c}
 \text{Input } A = \overline{B} = A \\
 \text{Output } Y = \overline{A}
 \end{array}$$

A	B	$\overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

i) AND gate using NAND - Expression for AND gate,  $Y = A \cdot B$

Take double inversion of RHS i.e.  $Y = \overline{\overline{A \cdot B}}$

$$\text{Thus } Y = A \cdot B = \overline{\overline{A \cdot B}}$$




ii) OR gate using NAND - Expression for OR gate,  $Y = A + B$

Take double inversion i.e.,  $Y = \overline{\overline{A + B}}$

$$Y = \overline{(A + B)} = \overline{(A \cdot \overline{B})}$$

$$\text{Thus, } Y = A + B = \overline{(A \cdot \overline{B})}$$



iii) NOR gate using NAND - Expression for NOR gate,  $Y = \overline{A + B}$


Take double inversion of RHS i.e.  $Y = \overline{\overline{A + B}} = \overline{\overline{A} \cdot \overline{B}}$

$$\begin{aligned} &A \xrightarrow{\text{NAND}} \overline{A} \\ &B \xrightarrow{\text{NAND}} \overline{B} \\ &\overline{A} \text{ and } \overline{B} \text{ go into a NAND gate with inputs } \overline{A} \text{ and } \overline{B} \\ &\text{Final output } Y = \overline{\overline{A} \cdot \overline{B}} = \overline{A + B} \end{aligned}$$

iv) NOR gate using NAND - Expression for NOR gate,  $Y = \overline{A + B}$

Take double inversion of RHS i.e.  $Y = \overline{\overline{A + B}} = \overline{\overline{A} \cdot \overline{B}}$

$$\begin{aligned} &A \xrightarrow{\text{NAND}} \overline{A} \\ &B \xrightarrow{\text{NAND}} \overline{B} \\ &\overline{A} \text{ and } \overline{B} \text{ go into a NAND gate with inputs } \overline{A} \text{ and } \overline{B} \\ &\text{Final output } Y = \overline{\overline{A} \cdot \overline{B}} = \overline{A + B} \end{aligned}$$




(19)

v) Ex-NOR gate using NAND! - Expression for Ex-NOR gate

$$Y = A \odot B = \overline{A}\overline{B} + AB = X+Y$$

Take double inversion of R.H.S i.e

$$Y = \overline{\overline{X+Y}} = \overline{\overline{X} \cdot \overline{Y}} = \overline{\overline{\overline{A}\overline{B}} \cdot \overline{\overline{AB}}} = \overline{\overline{A}\overline{B}} = A \odot B$$




⇒ NOR gate! - Here we are going to illustrate the implementation of every logic operation using only NOR gates. So the Boolean expression of the given logic circuit must be first converted into the NOR format which is  $Y = \overline{A+B}$

\* NOT gate using NOR gate! - Input  $A=B=A$   
 $\because A+A=A$        $Y = \overline{A+A} = \overline{A} = \overline{A}$  o/p


\* OR gate using NOR gate! - The expression for OR gate,  $Y = A+B$

Now take double inversion of R.H.S i.e,

$$Y = \overline{\overline{A+B}} = \overline{\overline{A} \cdot \overline{B}} = \overline{\overline{A}} + \overline{\overline{B}} = A+B$$



\* AND gate using NOR gate! - The expression for AND gate,  $Y = A \cdot B$   
 Take double inversion of R.H.S i.e  
 $Y = \overline{\overline{A \cdot B}} = \overline{\overline{A} + \overline{B}}$



\* NAND gate using NOR gate! - The expression for NAND gate,  $Y = \overline{A \cdot B}$   
 $Y = \overline{\overline{A} + \overline{B}}$   
 Take double inversion,  $Y = \overline{\overline{\overline{A} + \overline{B}}} = \overline{\overline{\overline{A}} \cdot \overline{\overline{B}}} = \overline{\overline{A}} \cdot \overline{\overline{B}} = A \cdot B$

$$Y = \overline{\overline{(A \cdot B)}} = \overline{A \cdot B}$$



\* Ex-OR using NOR gate:- The expression for Ex-OR gate,  $Y = A \oplus B$

$$Y = \bar{A}B + \bar{B}A = X + Y \quad \text{Let } X = \bar{A}B \quad \& \quad Y = \bar{B}\bar{A}$$

Now take double inversion on R.H.S.


$$\begin{aligned} Y &= \overline{\overline{A}B + \overline{B}A} = \overline{\overline{X} + \overline{Y}} \\ Y &= \overline{\overline{A}B} \cdot \overline{\overline{B}A} = (\overline{\overline{A} + \overline{B}}) (\overline{\overline{B} + \overline{A}}) \\ &= (\overline{A + B}) + (\overline{\overline{B} + \overline{A}}) \end{aligned}$$

\* Ex-NOR using NOR gate:- The expression for Ex-NOR gate,  $Y = A \otimes B$

$$Y = \bar{A}\bar{B} + AB = X + Y \quad \text{Let } X = \bar{A}\bar{B} \quad \& \quad Y = AB$$

Now take double inversion on R.H.S.

$$\begin{aligned} Y &= \overline{\overline{\bar{A}\bar{B} + AB}} = \overline{\overline{(A\bar{B}) + (AB)}} \\ &= \overline{(A+B)(\bar{A}+\bar{B})} = (\overline{\overline{A+B}}) + (\overline{\overline{\bar{A}+\bar{B}}}) = (\overline{\overline{A+B}}) + (\overline{\overline{\bar{A}+\bar{B}}}) \end{aligned}$$



Q: With sketch realize the expression  $Y = AB + CD$  by


- i) NAND gates only
- ii) NOR gates only.

Solu:- i) Using NAND gates,  $Y = AB + CD = X + P$

$$\begin{aligned} Y &= \overline{\overline{X + P}} = \overline{\overline{X} \cdot \overline{P}} \\ Y &= \overline{\overline{AB} \cdot \overline{CD}} \end{aligned}$$

$$\begin{aligned} \text{i) Using NOR gates:-, } Y &= AB + CD = P + Q \\ Y &= \overline{\overline{P+Q}} = \overline{\overline{P} \cdot \overline{Q}} = \overline{\overline{AB} \cdot \overline{CD}} = \overline{\overline{(\bar{A} + \bar{B})} \cdot \overline{(\bar{C} + \bar{D})}} \\ Y &= \overline{(\overline{A} + \overline{B}) + (\overline{C} + \overline{D})} = \overline{(\overline{A} + \overline{B})} + \overline{(\overline{C} + \overline{D})} \end{aligned}$$

Q10




Q1: Realize the following Boolean expression using only NAND gates.

$$Y = (AB + BC) \cdot C$$

$$\text{Solu: } Y = (AB + BC) \cdot C = \underline{ABC} + \underline{BC} \underline{C} = ABC + BC = (A+1) BC = BC$$

$$Y = BC \Rightarrow Y = \overline{\overline{BC}}$$

$$\text{Using NOR, } Y = \overline{\overline{BC}} = (\overline{B} + \overline{C})$$



Q2: Realize the following Boolean expression using only NOR gates:  $Y = (ABC + \overline{B}\overline{C})C$

$$\text{Solu: } Y = (ABC + \overline{B}\overline{C}) \cdot C = ABC\overline{C} + \overline{B}\overline{C}C$$

$\because C \cdot C = C$
$\& \overline{C} \cdot C = 0$

$$Y = ABC + \overline{B} \cdot 0 = ABC$$

$$Y = \overline{ABC} = \overline{(\overline{A} + \overline{B} + \overline{C})}$$

Part 1

Part 2

### Karnaugh - Map Simplification (K-Map Method)

\* This is another simplification technique to simplify the given boolean expression. K-Map is a graphical method of simplifying a Boolean equation. K-map is a graphical chart which contains boxes.

\* The K-map can be written for 2, 3, 4 --- upto 6 variables. K-Map is ideally suitable for designing the combinational logic circuits using either a SOP method or a POS method.

#### K-Map Structures:-

##### 2-variable K-Map

A	B	0	1
0	0	$\bar{A}\bar{B}$	$\bar{A}B$
1	0	$A\bar{B}$	$AB$
0	1	$A\bar{B}$	$AB$

##### 3-variable K-Map

A	B	C	00	01	11	10
0	0	0	$\bar{A}\bar{B}\bar{C}$	$\bar{A}\bar{B}C$	$A\bar{B}C$	$ABC$
1	0	0	$A\bar{B}\bar{C}$	$A\bar{B}C$	$AB\bar{C}$	$ABC$
0	1	0	$A\bar{B}C$	$ABC$	$AB\bar{C}$	$ABC$

##### 4-variable K-Map


A	B	C	D	00	01	11	10
0	0	0	0	$\bar{A}\bar{B}\bar{C}\bar{D}$	$\bar{A}\bar{B}\bar{C}D$	$A\bar{B}\bar{C}D$	$A\bar{B}\bar{C}\bar{D}$
1	0	0	0	$A\bar{B}\bar{C}\bar{D}$	$A\bar{B}\bar{C}D$	$A\bar{B}C\bar{D}$	$A\bar{B}CD$
0	1	0	0	$A\bar{B}C\bar{D}$	$ABC\bar{D}$	$ABC\bar{D}$	$AB\bar{C}\bar{D}$

No. of Boxes =  $2^n$  Here,  $n$  = no. of variables

#### Truth table to K-Map:-

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1




How does Simplification takes place? Once we plot the logic function on a K-Map, we have to use the grouping technique for simplifying the logic function. Grouping means combining the terms in the adjacent cells. The grouping of either adjacent 1's or 0's result in the


(21)

Simplification in the POS form of boolean expression. If we group the adjacent 1's then the result of simplification is in SOP form. And if the adjacent 0's are grouped, then the result of simplification is in the POS form.

Way of Grouping:- While grouping, we should group most no. of 1's (or 0's). The grouping follows the binary rule i.e. we can group 1, 2, 4, 8 ... number of 1's or 0's. We can not group 3, 5, 6 ... no. of 1's & as.   
 ⇒ Grouping Two adjacent One's (Pairs) :- If we group two adjacent 1's on a K-map, to form a pair then the resulting term will have one less literal (variable) than the original term. That means by pairing two adjacent 1's we can eliminate one variable.



⇒ Grouping Four Adjacent Ones (Quadrant) :- If we group four 1's from the adjacent cells of a K-map then the group is called as a Quad.




Y =  $\overline{B}D$

Y =  $\overline{B}\overline{D}$

$$\begin{array}{c}
 \text{K-Map} \\
 \begin{array}{ccccc}
 \text{AB} & \text{CD} & & & \\
 \begin{array}{|c|c|c|c|} \hline
 00 & 01 & 11 & 10 & \\
 \hline
 01 & & & & \\
 \hline
 11 & & & & \\
 \hline
 10 & & & & \\
 \hline
 \end{array} &
 \begin{array}{c}
 BC \\
 BD \\
 A\bar{C}D
 \end{array} & & & \\
 \end{array}
 \end{array}$$

⇒ Grouping Eight Adjacent Ones (Octet): It is possible to form a group of eight adjacent ones. Such a group is called as octet.



$$Y = \overline{B} \quad Y = \overline{D}$$


⇒ Summary of Rules followed for K-Map Simplification:

- \* No zeros allowed      \* No diagonals
- \* Only power of 2 number of cells in each group.
- \* Group should be as large as possible.
- \* Overlapping allowed.      \* Wrap around allowed.

### SOP and POS Representation

⇒ Sum-of-Products (SOP) Form: Let us assume that the logic expression is,  $Y = AC + BC$

Then it can be realized using basic gates as shown in fig below. In this Boolean expansion, Y is the result or output and A, B, C are called as input OR literals.



$$\begin{array}{c}
 \text{If } Y = AB + AC + BC \\
 \text{Product terms} \xrightarrow{\text{sum}} \text{sum}
 \end{array}$$

Here, product terms are sum to each other so this form is called

(22)

Sum of product (SOP) form. Other examples of SOP form are

$$Y = ABC + BCD + C\bar{D}$$

$$A = X\bar{Y} + XYZ + X\bar{Z}$$

$$Y = P\bar{Q} + \bar{P}QR + P\bar{R}$$
 etc

$\Rightarrow$  Product of Sum (POS) form:- If  $Y = \underbrace{(A+B)(B+C)}_{\text{Product}} \cdot \underbrace{(A+C)}_{\text{Sum terms}}$

Here, sum terms are product to each other so this form is called as Product of sum (POS) form. Other examples of POS form are,

$$Y = (A+B+C) \cdot (B+C+D)$$

$$A = (\bar{X}+Y) \cdot (X+\bar{Y}+Z) \cdot (X+\bar{Z})$$
 etc.

$\Rightarrow$  Standard or Canonical SOP and POS form:- Let us consider the SOP and POS expressions as following:

Standard SOP form:  $Y = \underbrace{ABC}_{\text{Each product term}} + \underbrace{A\bar{B}\bar{C}}_{\text{Each product term}} + \underbrace{\bar{A}BC}_{\text{Each product term}}$

Standard POS form:  $Y = \underbrace{(A+B+C)}_{\text{Each sum term}} \cdot \underbrace{(A+\bar{B}+\bar{C})}_{\text{Each sum term}} \cdot \underbrace{(\bar{A}+B+C)}_{\text{Each sum term}}$

Example: Convert the expression  $Y = A\beta + A\bar{\gamma} + \beta\gamma$  into standard SOP form

$$\begin{array}{l} \text{Soln} \\ \text{Step I}^{\text{st}}, Y = A\beta + A\bar{\gamma} + \beta\gamma \\ \quad \downarrow \\ \quad C \quad B \quad A \longrightarrow \text{Missing terms (1's or literal)} \end{array}$$

Step II<sup>nd</sup>, AND each term with (Missing literal + its complement),

$$\begin{aligned} Y &= AB \cdot (C+\bar{C}) + A\bar{C} \cdot (B+\bar{B}) + BC \cdot (A+\bar{A}) \\ &= \cancel{ABC} + \cancel{A\bar{B}\bar{C}} + \cancel{A\bar{C}\bar{B}} + \cancel{A\bar{B}C} + \cancel{\bar{A}BC} \\ &= (ABC + A\bar{B}C) + (A\bar{B}\bar{C} + A\bar{C}\bar{B}) + \cancel{\bar{A}BC} + \cancel{A\bar{B}C} \\ Y &= \cancel{ABC} + \cancel{A\bar{B}\bar{C}} + \cancel{A\bar{C}\bar{B}} + \cancel{A\bar{B}C} \end{aligned}$$

Here each term contains all the 1's or literal solutions into canonical SOP form

Example: Convert the expression  $Y = (\underline{A} + \underline{B})(\underline{A} + C)(B + \bar{C})$  into canonical form (POS).

$\mathcal{N}(A, B, C)$

$$\text{Solu: Step I: } Y = (\underline{A} + B)(A + C)(B + \bar{C})$$

$$\begin{array}{c} \downarrow \\ C \end{array} \quad \begin{array}{c} \downarrow \\ B \end{array} \quad A \rightarrow \text{Missing inputs}$$

Step II: OR each term with <sup>Missing</sup> ~~its~~ its complement

$$Y = (\underline{A} + B + C)(A + B + \bar{C})(A + B + C)(A + \bar{B} + C)(A + \bar{B} + \bar{C})(A + B + \bar{C})$$

$$\begin{array}{c} Y = (\underline{A} + B + C)(A + B + \bar{C})(A + \bar{B} + C)(A + \bar{B} + \bar{C}) \\ \boxed{Y = (\underline{A} + B + C)(A + B + \bar{C})(A + \bar{B} + C)(A + B + \bar{C})} \end{array}$$

Each term contains all the literals that POS form

⇒ Concept of Minterm and Maxterm. Each individual term in the canonical SOP form is called as minterm. While each individual term in the canonical POS form is called as maxterm.

$$\text{Canonical SOP: } Y = ABC + A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C}$$

Each individual term is called minterm

$$\text{Canonical POS: } Y = (A + B + C) \cdot (A + \bar{B} + \bar{C}) \cdot (\bar{A} + B + \bar{C})$$

Each individual term is called maxterm

Note: The no. of minterm and maxterm =  $2^n$

$n = \text{no. of literal or inputs}$

Variable	Minterms	Maxterms
0 0 0	$\bar{A}\bar{B}\bar{C} = m_0$	$A + B + C = M_0$
0 0 1	$\bar{A}\bar{B}C = m_1$	$A + B + \bar{C} = M_1$
0 1 0	$\bar{A}BC = m_2$	$A + \bar{B} + C = M_2$
0 1 1	$\bar{A}B\bar{C} = m_3$	$A + \bar{B} + \bar{C} = M_3$
1 0 0	$A\bar{B}\bar{C} = m_4$	$\bar{A} + B + C = M_4$
1 0 1	$A\bar{B}C = m_5$	$\bar{A} + B + \bar{C} = M_5$
1 1 0	$A B\bar{C} = m_6$	$\bar{A} + \bar{B} + C = M_6$
1 1 1	$ABC = m_7$	$\bar{A} + \bar{B} + \bar{C} = M_7$

Q. Express following function in product of maxterms (pos): (23)

$$F(x, y, z) = (xy + z)(y + xz).$$

Solu:  $F(x, y, z) = (xy + z)(y + xz) = xy + xz + yz + xzz$

$$= xy + xz + yz + xz$$

$$\begin{aligned} F(x, y, z) &= xy(z + \bar{z}) + xyz + yz(x + \bar{x}) + xz(y + \bar{y}) \\ &= xyz + xy\bar{z} + xyz + x\bar{y}z + x\bar{y}z + x\bar{y}\bar{z} \\ F(x, y, z) &= x\bar{y}\bar{z} + xy\bar{z} + x\bar{y}z + x\bar{y}\bar{z} = m_7 + m_6 + m_3 + m_5 \end{aligned}$$

$$F(x, y, z) = \sum m(3, 5, 6, 7) \rightarrow \text{canonical sop form.}$$

Note: The canonical sop and canonical pos form have a complementary relationship. Thus,  $F(x, y, z) = \text{JTM}(0, 1, 2, 4)$

$$F(x, y, z) = (x + y + z)(x + y + \bar{z})(x + \bar{y} + z)(\bar{x} + y + z) \quad \text{Ans}$$

$\Rightarrow$  Writing sop and pos forms for a given Truth table:-

\* For sop form:-

Step I: Consider only those combinations of inputs which correspond to  $y = 1$ .

Step II: Write down a product term for each combination

Step III: OR all these product terms to get the canonical sop.

\* For pos form:-

Step I: Consider only those combinations of inputs which correspond to  $y = 0$ .

Step II: Write the maxterms only for such combinations.

Q. For the truth table given below write the logical expression in the canonical sop and pos form:

Solu So,  $Y = \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C + ABC$

$$\begin{array}{c|ccccc|c} \text{A} & \bar{B} & C & Y \\ \hline 0 & 0 & 0 & 0 & \bar{A} + \bar{B} + \bar{C} \\ 0 & 0 & 0 & 1 & \bar{A}\bar{B}C \\ 0 & 1 & 0 & 0 & A + \bar{B} + C \\ 0 & 1 & 0 & 1 & A + \bar{B} + \bar{C} \\ 1 & 0 & 0 & 0 & AB\bar{C} \\ 1 & 0 & 0 & 1 & AB\bar{C} \\ 1 & 1 & 0 & 0 & A\bar{B}C \\ 1 & 1 & 0 & 1 & A\bar{B}C \\ 1 & 1 & 1 & 1 & ABC \end{array}$$

$$Y = \sum m(1, 4, 6, 7) \rightarrow \text{sop form}$$

$$Y = (M_1 + M_4 + M_6 + M_7)(\bar{A} + \bar{B} + \bar{C})(A + \bar{B} + C)(\bar{A} + B + \bar{C})$$

$$Y = \text{JTM}(0, 2, 3, 5) \rightarrow \text{pos form}$$

Q. A logical expression in the canonical SOP form is as follows:

$$Y = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}C$$

Solu:  $Y = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}C$

$$Y = \sum m(0, 2, 3, 5)$$

Thus, minimized expression is,


$$Y = \bar{A}\bar{B}C + \bar{A}B + \bar{A}\bar{C}$$

Q. For logical expressions given below draw the K-Map and obtain the simplified logical expression i)  $Y = \sum m(0, 1, 2, 5, 13, 15)$


ii)  $Y = \sum m(4, 5, 7, 9, 11, 13, 15)$

And Realization with basic gates.

Solu: i)  $Y = \sum m(0, 1, 2, 5, 13, 15)$




ii)  $Y = \sum m(4, 5, 7, 9, 11, 13, 15)$




$$Y = AB + \bar{A}\bar{B} + \bar{A}CD$$

$$Y = AD + BD + \bar{C}D = (A + B + \bar{C}) \cdot D$$




Q. Minimize the logic equation given below,  $Y = \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{D} + A\bar{C} + \bar{B}$

Solu: Thus,  $Y = \bar{B} + A\bar{C} + \bar{A}CD$



Quine-McCluskey Minimization Method (Tabular Method) :-

Simplify the following Boolean expression using K-map and verify it using the Quine-McCluskey method.  $Y(A, B, C, D) = \sum m(0, 13, 7, 8, 9, 15)$



Using Tabular Method:-

Step I :- Group	Decimal	Binary	Decimal	Binary
1	0	0000	1	0001
2	3	0011	7	0111
3	8	1000	9	1001
4	11	1011	15	1111

Step II :- Now arrange all the terms according to the no. of 1's

Group	Minterm	A	B	C	D
1	$m_0$	0	0	0	0
2	$m_1$	0	0	0	1
3	$m_8$	1	0	0	0
3	$m_3$	0	0	1	1
4	$m_9$	01	0	0	1
4	$m_7$	0	1	1	1
5	$m_{11}$	1	0	1	1
5	$m_{15}$	1	1	1	1

Step III :- Combinations of minterms into groups of two.

Group	Minterm	A	B	C	D
1	$m_0 - m_1$	0	0	0	-
2	$m_0 - m_9$	-	0	0	0
2	$m_1 - m_3$	0	0	-	1

(25)

	$m_1 - m_9$	-	0	0	1
	$m_8 - m_9$	1	0	0	-
3.	$m_2 - m_7$	0	-	1	1
	$m_3 - m_{11}$	-	0	1	1
	$m_9 - m_{11}$	1	0	-	1
4.	$m_7 - m_{15}$	-	1	1	1
	$m_{11} - m_{15}$	1	-	1	1

Step IV: Combination of minterms into group four.

Group	Minterm	A	B	C	D
1.	$m_0 - m_1 - m_8 - m_9$	-	0	0	-
	$m_0 - m_8 - m_1 - m_9$	-	0	0	-
2.	$m_1 - m_3 - m_9 - m_{11}$	-	0	-	1
	$m_1 - m_9 - m_3 - m_{11}$	-	0	-	1
3.	$m_3 - m_7 - m_{11} - m_{15}$	-	-	1	1
	$m_3 - m_{11} - m_7 - m_{15}$	-	-	1	1

Step V: Prime Implicant:

Prime Implicant	$\bar{A}$	$\bar{B}$	$\bar{C}$	$\bar{D}$
$0, 1, 8, 9 (\bar{B} \bar{C})$	$\otimes$	X		
$1, 3, 9, 11 (\bar{B} D)$		X		$\otimes$
$3, 7, 11, 15 (C D)$		X	$\otimes$	X

$$Y = \bar{B} \bar{C} + C D \quad \text{Ans}$$

Q. Simplify the following Boolean expression using Quine-McCluskey method.  $Y(A, B, C, D) = \sum m(1, 5, 6, 12, 13, 14) + d(2, 4)$

## UNIT - II

### Combinational Logic

27

**① Combinational Circuits:-** The output of combinational logic circuit at any instant of time, depends only on the levels present at input terminals. The combinational circuits do not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit.

Thus a combinational circuit is a logic circuit the output of which depends only on the combination of the inputs. The circuit does not depend on the past value of inputs or outputs. Hence combinational circuits do not require any memory.

The block diagram of a combinational circuit is shown in fig below.

Examples:-

- i) Address, Subtractors
- ii) Comparators
- iii) Code converters
- iv) Encoders, decoders
- v) Multiplexers, demultiplexers





Fig → Block diagram of combinational circuit

**② Analysis of Combinational Circuit:-** In analysis of combinational circuit, the logic diagram of combinational circuit is given to us. We have to obtain the boolean expression for its output or write a truth table or explain the operation of circuit.

**Procedure:-**

- i) Write down the Boolean function for each input gate
- ii) Obtain the Boolean expression at all other gates output.
- iii) Write down the Boolean expression for the final output in terms of the

**Q:** Analyze the combinational circuit shown in fig below.



Solu~~t~~  
Step I  $\rightarrow$  Boolean Expression for input gates outputs:-

$$T_1 = A\bar{B}, \quad T_2 = BC, \quad T_3 = \bar{B}, \quad T_4 = \bar{C}$$

Step II  $\rightarrow$  Boolean expression for remaining gates:-

$$T_5 = T_1 + T_2 = A\bar{B} + BC, \quad T_6 = T_5 \cdot T_4 = (A\bar{B} + BC) \cdot \bar{C} = A\bar{B}\bar{C} + BC\bar{C}$$

$$T_7 = T_3 + T_4 = BC + \bar{C}$$

Step III :- Boolean expression for final outputs:-


$$F_1 = T_6 = A\bar{B}\bar{C}$$

$$F_2 = T_7 = BC + \bar{C}$$

Step IV :- Write the truth table:-

Inputs	A	B	C	T <sub>1</sub>		T <sub>2</sub>		T <sub>3</sub>		T <sub>4</sub>		T <sub>5</sub>		T <sub>6</sub>		T <sub>7</sub>		Outputs			
				B	C	A	B	C	A	B	C	A	B	C	A	B	C	A	B	F <sub>1</sub>	F <sub>2</sub>
0	0	0	0	1	0	0	0	1	0	0	1	0	0	1	0	0	1	0	1	0	1
0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	1	0	1	0	1	0	1	1	0	1	1	1	1	1	1	1	1
1	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	1	0	1	0	1
1	1	1	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1

Q:- Obtain the boolean functions for outputs of the given circuit.



### ③ Design of Combinational logic

Step I: You will be given a problem.

Step II: Determine the number of inputs and outputs and assign letter symbols to inputs and output variables.

Step III: Write a truth table relating this input and outputs.

Step IV: Write a K-Map for each output and obtain the simplified boolean expression for each output.

Step V: Draw the logic diagram.


Q1: A circuit has four inputs and two outputs. One of the outputs is high when majority of inputs are high. The second output is high only when all inputs are of same type. Design the combinational circuit.

Solu:-


Step I:- Truth table:-

Inputs				Outputs	
A	B	C	D	$Y_1$	$Y_2$
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	1	0
0	1	0	0	0	0
0	1	0	1	0	0
0	1	1	0	0	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	1	0
1	1	0	0	0	0
1	1	0	1	0	1
1	1	1	0	1	1
1	1	1	1	1	1

Step II:- K-Map for output  $Y_1$  &  $Y_2$



Step III:- Design combinational logic CKT for



Q. A Boolean function has three input variables and one output variable. The output for first four input conditions is logic 1. For rest of input condition output is logic 0.

i) Draw the truth table  
ii) Simplify using K-map.

Q. Design a combinational logic circuit that will allow input signal A to pass through the output only when the control inputs B and C are same otherwise the output is high.

Q. The input to combinational logic circuit is a 4-bit binary number. Design the logic circuit with two output ( $y_1$  &  $y_2$ ) for the following conditions


- 1)  $y_1 = 1$  if the input binary number is ~~less than~~ 5 or less than 5.
- 2)  $y_2 = 0$  if input binary number is 9 or more than 9.

④ Binary Adder: Addition of two binary digits is most basic operation performed by the digital computers.

$\Rightarrow$  Types of binary adder: The binary adders are of two types.

- i) Half adder  
ii) Full adder.

i) Half Adder: Half adder is a combinational logic circuit with two inputs and two outputs. It is the basic building block for addition of two single bit numbers. This circuit has two outputs namely carry and sum. The block diagram of half adder is shown in fig below. The half adder circuit is designed to add two single bit binary numbers A and B. Hence the truth table of a half adder is shown in fig below.



- i) Block diagram

Inputs		Outputs	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

- ii) Truth-Table

\* K-map for carry and sum output of half adder are shown as,


29

$B$	0	1
$A$	0	1
	0	1

$$\text{Sum} = \bar{A}B + A\bar{B}$$

$$= A \oplus B$$

Thus the circuit diagram for half adder is expressed as,



Half adder circuit diagram

$\Rightarrow$  Half adder using basic gates:-

$$\text{Sum} = \bar{A}B + A\bar{B}$$


$$\text{Carry} = AB$$

$\Rightarrow$  Half adder using only NAND gates:-

$$\text{Sum} = A \oplus B$$

$$\text{Carry} = AB$$

Half adder circuit diagram



$\Rightarrow$  Disadvantage of Half Adder! For adding two 2-bit numbers  $A$  and  $B$  is shown in above fig. Let  $A = A_1 A_0$  &  $B = B_1 B_0$ .


Then sum,

$$\begin{array}{r}
 A_1 \quad A_0 \\
 + B_1 \quad B_0 \\
 \hline
 \boxed{C_1} \quad S_1 \quad S_0
 \end{array}$$

Carry generated from addition of  $A_0$  &  $B_0$


\* A half adder can add  $A_0$  and  $B_0$  to produce  $S_0$  and  $C_0$ . But the addition of next bits requires the addition of  $A_1$ ,  $B_1$ , and  $C_0$ . The addition of three bits is not possible to perform by using a half adder. Hence we can not use a half adder.

i) Full Adder:- To overcome the drawback of Half adder circuit, a 3 single bit adder circuit called Full adder is developed. It can add two one-bit numbers A and B and carry  $C_{in}$ . The full adder is a three input and two output combinational circuit. The block diagram of a full adder is shown in fig. below.



i) Block diagram

\* K-Map for outputs,




ii) Truth table

	A	B	C <sub>in</sub>	Sum(S)	Carry(C <sub>o</sub> )
0	0	0	0	0	0
0	0	0	1	0	1
0	1	0	0	1	0
0	1	0	1	1	0
1	0	0	0	1	0
1	0	0	1	0	1
1	1	0	0	0	1
1	1	0	1	1	1
1	1	1	0	1	1
1	1	1	1	1	1

In	Out
A	00
B	01
C <sub>in</sub>	10
	11

$$\begin{aligned} \text{Carry} &= \overline{AC} \\ &= \overline{A}\overline{B} + \overline{A}B \\ &= (\overline{A} + B)(A + \overline{B}) \\ &= \overline{AA} + \overline{A}\overline{B} + A\overline{B} + BB \\ &= 0 + \overline{A}\overline{B} + A\overline{B} + 0 \\ &= \overline{A}\overline{B} + A\overline{B} = A\oplus B \end{aligned}$$


\* The circuit diagram of Full adder is shown in fig. below.



$$\text{Sum} = A \oplus B \oplus C_{in}$$

$$\text{Carry} = AB + AC_{in} + BC_{in}$$

$\Rightarrow$  Full adder using Half adder! The full adder circuit can be constructed using two half adders as shown in fig. below.



Full adder using Half adder

$$S = A \oplus B \oplus C_{in}$$

$$\begin{aligned}
 C_o &= (A \oplus B) \cdot C_{in} + AB \\
 &= (\bar{A}\bar{B} + \bar{A}B) \cdot C_{in} + \bar{A}B(C_{in} + 1) \\
 &= A\bar{B}C_{in} + \bar{A}BC_{in} + A\bar{B} + AB \\
 &= A\bar{B}C_{in} + BC_{in}(\bar{A} + A) + AB \\
 &= A\bar{B}C_{in} + BC_{in} + AB(1 + C_{in}) \\
 &= A\bar{B}C_{in} + BC_{in} + AB + ABC_{in} \\
 &= AC_{in}(\bar{B} + B) + BC_{in} + AB \\
 &= AC_{in} + BC_{in} + AB \quad \text{Proved}
 \end{aligned}$$


⑤ Binary Subtractor- The binary subtractors are two types

i) Half subtractor ii) Full subtractor

i) Half Subtractor- Half subtractor is a combinational circuit with two inputs and two outputs. It produces the difference between the two binary bits at the input and also produces an output to indicate if a 1 has been borrowed.


Truth table for half subtractor is shown below.

Inputs		Outputs	
A	B	D	$B_o$
0	0	0	0
0	1	1	1
1	0	0	0
1	1	0	0



$$\begin{aligned} D &= A\bar{B} + \bar{A}B \\ &= A \oplus B \end{aligned}$$


Logic diagram:-




Half subtractor

⇒ Disadvantage of Half Subtractor- Half subtractors can only perform the subtraction of two binary bits. But while performing the subtraction it does not take into account the borrow of the lower significant stage.

⇒ Half subtractor using basic gates



⇒ Half adder using NAND gates



ii) Full Subtractor: The disadvantages of a half subtractor (34) is overcome by the full subtractor. The full subtractor is a combinational circuit with three inputs A, B and  $B_{in}$  and two outputs D and  $B_o$ .

\* A is the minuend, B is the subtrahend,  $B_{in}$  is the borrow produce by the previous subtraction, D is the difference output and  $B_o$  is the borrow output.

→ Truth table:

Inputs			Outputs		
A	B	$B_{in}$	D = A - B - $B_{in}$	$B_o$	
0	0	0	0	0	
0	0	1	1	1	
0	1	0	1	1	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	0	
1	1	0	0	0	
1	1	1	0	1	

→ K-Map:


For D:

$$\begin{aligned} D &= \overline{A}\overline{B}\overline{B_{in}} + \overline{A}\overline{B}B_{in} + A\overline{B}B_{in} + AB\overline{B_{in}} \\ D &= B_{in}(\overline{A}\overline{B} + AB) + \overline{B}_{in}(A\overline{B} + \overline{A}B) \\ D &= B_{in}(A \oplus B) + \overline{B}_{in}(A \oplus B) \\ D &= B_{in} \oplus A \oplus B \end{aligned}$$

For  $B_o$ :


$$\begin{aligned} B_o &= \overline{A}\overline{B}B_{in} + BB_{in} + \overline{A}BB_{in} \\ B_o &= \overline{A}\overline{B}B_{in} + BB_{in} + \overline{A}BB_{in} \end{aligned}$$

→ Logic diagram for full subtractor:




→ Full Subtractor using Half Subtractors:

\* Fig. below shows the implementation of a full subtractor using two half subtractors.




(32)

- \* Is on 2's complement of B to A. That means we can use a binary adder to perform the binary subtraction.
- ⇒ For bit Parallel subtractor using 2's complement? A four bit parallel subtractor using a 4-bit parallel adder is shown in fig below.
- \* The number to be subtracted (B) is first passed through inverters to obtain its 1's complement. Then 1 is added to 1's complement of B, making  $C_{in} = 1$ . Thus we obtain the 2's complement of B.
- \* The 4-bit adder then adds A and 2's complement of B to produce the subtraction  $S_3 S_2 S_1 S_0$  represent the result of binary subtraction  $(A - B)$  and carry output  $C_{out}$  represents the polarity of the result.
- \* If  $A > B$  then  $C_{out} = 0$  and the result is in true binary form but if  $A < B$  then  $C_{out} = 1$  and the result is in the 2's complement form.



⇒ 4-bit binary parallel Adder or Subtractor! The addition and subtraction of two 4-bit binary numbers can be obtained using the same circuit as shown in fig. below.



⑥ BCD Adder: A BCD adder adds two BCD digits and produces a BCD digit. A BCD cannot be greater than 9. The two given BCD numbers are to be added using the rules of binary addition. If sum is less than or equal to 9 and carry = 0 then no correction is necessary. The sum is correct and in the true BCD form. But if sum is invalid BCD or carry 1 then the result is wrong and needs correction. For correction adding 6<sub>10</sub> to it.

⇒ Block Diagram of BCD adder: From above points stated above, we understand that the 4-bit BCD adder should consist of the following


i) A 4-bit binary adder to add the given numbers A and B.

ii) A combinational circuit to check if

sum is greater than 9 or carry = 1.

iii) One more 4-bit binary adder to add six(0110) to the incorrect sum if sum > 9 or carry = 1.

⇒ Design of combinational Circuit:



$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

$$S_3 S_2$$

$$Y = S_3 S_1 + S_3 S_2$$

$$S_3 S_1$$

The output of combinational CKT should be 1 if Cout of adder-1 is high. Therefore Y is ORed with Cout of adder-1 as shown in fig. below. And the output of combinational circuit is connected to  $B_2B_1$  inputs of adder-2 and  $B_2=B_1=0$  as they are connected to ground.





Fig. → ~~4-Bit BCD Adder~~

⑦ Binary Multipliers:- A combinational multiplier is the logic circuit which is implemented to perform multiplication. The multiplication of two 4-bit binary numbers  $A = A_3A_2A_1A_0$  and  $B = B_3B_2B_1B_0$  is called as  $4 \times 4$  multiplication and it is shown in fig. below.


$$\begin{array}{r}
 & A_3 & A_2 & A_1 & A_0 \\
 \times & B_3 & B_2 & B_1 & B_0 \\
 \hline
 A_3B_0 & A_3B_1 & A_3B_2 & A_3B_3 & A_3B_4 \\
 A_2B_0 & A_2B_1 & A_2B_2 & A_2B_3 & A_2B_5 \\
 A_1B_0 & A_1B_1 & A_1B_2 & A_1B_3 & A_1B_6 \\
 A_0B_0 & A_0B_1 & A_0B_2 & A_0B_3 & A_0B_4 \\
 \hline
 M_7 & M_6 & M_5 & M_4 & M_3 & M_2 & M_1
 \end{array}$$



④ Magnitude Comparators:- The block diagram of an n-bit digital comparator is shown in fig. below.

Digital comparator is a combinational circuit designed to compare the two n-bit binary words applied at its input.

The comparator has three outputs namely  $A > B$ ,  $A = B$  and  $A < B$ .





1-Bit comparator:-

Truth table:-

Inputs		Outputs		
A	B	$Y_1 = A < B$	$Y_2 = A = B$	$Y_3 = A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

K-Maps:-




$$Y_1 = \overline{A}B$$

$$Y_2 = A \oplus B$$

$$Y_3 = A\overline{B}$$

Now design a combinational logic circuit for all three outputs of the magnitude comparators.



a) Using basic gates

b) Using AND & EX-NOR gates

## ⇒ 2-Bit Comparison :-

## Truth Table

$A_1$	$A_2$	$B_1$	$B_2$	$A < B$	$A = B$	$A > B$	$0/\beta_3$
0	0	0	0	1	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	1	0	0	0
0	1	0	1	0	0	0	0
0	1	1	0	0	0	1	0
0	1	1	1	0	0	1	0
0	1	0	0	1	0	0	0
0	1	0	1	0	0	1	0
0	1	1	0	0	0	1	0
0	1	1	1	0	0	1	0
1	0	0	0	0	1	0	0
1	0	0	1	0	0	1	0
1	0	1	0	0	1	0	0
1	0	1	1	0	0	1	0
1	1	0	0	0	1	1	0
1	1	0	1	0	0	1	1
1	1	1	0	0	1	1	1
1	1	1	1	0	0	1	1

K-Maps 1/-

	$\beta B_0$	$\beta A_0$	00	01	10	11
			00	01	10	11
			00	01	10	11
			01	00	11	10
			01	00	11	10
			10	11	00	01
			10	11	00	01

$$(A \triangleleft B) = \overline{A_1}B_1 + \overline{A_1}\overline{A_0}B_0 + \overline{A_0}B_0$$

B. B.  
A.

$$(A=B) = \overline{A_1 \bar{A}_0 \bar{B}_1 B_0} + \overline{A_1 A_0 \bar{B}_1 B_0} + A_1 A_0 \bar{B}_0 \\ + \overline{A_1 \bar{A}_0 B_1 \bar{B}_0} + A_1 \bar{A}_0 B_1 \bar{B}_0$$


00 2

A 4x4 grid on graph paper. A path is drawn from the bottom-left corner to the top-right corner. The path starts at the bottom-left square, moves up to the right, then up to the left, then up to the right again. It continues this pattern until it reaches the top-right square.


$$\text{sic diagram } (A > B) = A_1 \overline{B}_1 + A_0 \overline{B}_0 + A_1 A_0 \overline{B}_0$$

Now design a combination as shown in fig. below.


$$\begin{aligned}
 (A = B) &= A_1 B_1 (\overline{A}_0 \overline{B}_0 + A_0 B_0) + A_0 B_0 (\overline{A}_0 B_0 + \overline{A}_1 \overline{B}_1) \\
 &= (\overline{A}_0 \overline{B}_0 + A_0 B_0)(\overline{A}_1 \overline{B}_1 + A_1 B_1) \\
 &= (A_0 \odot B_0)(A_1 \odot B_1)
 \end{aligned}$$



$$(A > B) = \overline{A_1 \bar{B}_1 + A_0 \bar{B}_1 + A_1 A_0 \bar{B}_0}$$




a) PIN diagram of IC-7485



b) Logic diagram of IC-7485

⑨ Multiplexer: A multiplexer is a special type of combinational circuit. The block diagram of an  $n$  to 1 multiplexer has been shown in fig. below and its equivalent circuit also. As shown there are  $n$ -data inputs, one output and  $m$  select inputs with  $2^m = n$ .



a) Block diagram

b) Equivalent Circuit

\* A multiplexer is a digital circuit which selects one of the  $n$  inputs and routes it to the output. The selection of one of the  $n$  inputs is done by the select inputs.

\* To select  $n$  inputs we need  $m$  select lines such that  $2^m = n$ , depending on the digital code applied at the select inputs, one out of  $n$  data sources is selected and transmitted to the single output Y.

\* E is called as a strobe or enable input which is useful for cascading. It is generally an active low terminal, that means it will perform

the required operation when it is low.


#### Advantages of MUX:

- i) It reduces the number of wires. So it reduces the circuit complexity and cost.
- ii) we can implement many combinational circuits using MUX.
- iii) It does not need the K-map and simplification.

Type of MUX:- MUX are divided into following types

- i) 2:1 MUX      ii) 4:1 MUX      iii) 8:1 MUX      iv) 16:1 MUX
- v) 32:1 MUX

2:1 MUX:- Block diagram of 2:1 MUX is shown in fig. below. It has two data inputs  $D_0$  and  $D_1$ , one select input  $S$ , one enable input and one output.





Enable	Select	Output		Don't care
		0	1	
0	0	$D_0$	$D_1$	
1	0	$D_1$	$D_0$	
1	1	1	1	$D_1$

$$Y = E(\bar{S}D_0 + SD_1)$$


b) Truth table

Now design a combinational logic circuit diagram using gates of 2:1 MUX for outputs  $Y$  as,



ii) 4:1 MUX:- Block diagram of 4:1 MUX is shown in fig. below where have four input terminals, 2 select lines, 1 enable input and one output terminal.  $\because 2^2 = 4 \Rightarrow 2^m = n$   $m = \text{no. of inputs}$   $n = \text{no. of outputs}$

(36)

a) Block diagram  
b) Truth table

And the combinational logic circuit of 4:1 MUX is shown in fig below.  
using logic gate.





Fig Logic diagram of 4:1 MUX

Q. Design a 4:1 MUX using only NAND gates.

iii) 8:1 MUX : The block diagram and truth table of 8:1 MUX is given below, which consist by three select line, 8 input and one off & enable bit terminals.

$$2^3 = 8 \Rightarrow 2^m = n$$



Enable		S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y
0	X	X	X	X	0
-	0	0	0	0	D <sub>0</sub>
-	0	0	1	0	D <sub>1</sub>
-	0	1	0	0	D <sub>2</sub>
-	-	0	0	1	D <sub>3</sub>
-	-	0	1	1	D <sub>4</sub>
-	-	-	-	0	D <sub>5</sub>
-	-	-	-	-	D <sub>6</sub>
-	-	-	-	-	D <sub>7</sub>





Fig. → Logic diagram of 8:1 MUX

i) 16 : 1 MUX -  $2^4 = 16$

v) 32 : 1 MUX -  $2^5 = 32$




- ⇒ Applications of a MUX - i) It is used as a data selector for select one out of many data inputs.
- ii) It is used for simplification of logic design.
- iii) In combinational logic CKT designing.
- iv) In D/A converters.
- v) for reduce the size of circuit. etc.

(37)

Q: Obtain an 8:1 multiplexer using two 4:1 MUX.

Solu:



Truth table

8:1 MUX using 4:1 MUX

Q: Implement a 16:1 MUX using 4:1 MUX.

Solu:




Fig: 16:1 MUX using 4:1 MUX

Q. Implement 16:1 MUX using 8:1 MUX.

Q. Implement 4:1 MUX using 2:1 MUX.

Q. Implement 32:1 MUX using 16:1 MUX.

⇒ Implementation of Combinational Logic using MUX :-

Step I:- Identify the decimal number corresponding to each minterm in the given expression as

$$Y = A\bar{B}C + AB\bar{C} + \bar{A}BC \\ (5) \quad (6) \quad (1) \quad (3)$$

Step II:- The 4:1 MUX corresponding to 5, 6, 1, 3 are connected to logic 1 level.

Step III:- All other 0's line are connected to logic 0.

Step IV:- And the ips A, B, C are connected to select inputs.


Q. Realize the logic function of give expression  $Y = \sum m(1, 3, 4, 6)$  using a multiplexer.

Solu:-

$$\begin{array}{c} Q^3 = 8 \\ m = 8 \\ n = 8 \end{array}$$

Design Table

A	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
A	0	1	2	3
A	4	5	6	7
A	0	1	2	3
A	4	5	6	7




Q. Implement the following expression using a Multiplexer.  
 $f(A, B, C, D) = \sum m(0, 2, 4, 6)$

Solu:-

$$\begin{array}{c} Q^3 = 8 \\ m = 8 \\ n = 8 \end{array}$$

Design Table

A	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
A	0	1	2	3
A	4	5	6	7
A	1	0	1	0



(38)

Q. Implement the logic function  $f(A, B, C) = \sum m(1, 3, 4, 6)$  using 4:1 MUX.

A. 4:1 MUX.

Solu: Draw the design table for design given function using 4:1 MUX.

$A_1$	$D_0$	$D_1$	$D_2$	$D_3$	$f$
$\bar{A}$	0	1	2	3	0
$A$	4	5	6	7	1
					0
					1
					0
					1
					0
					1

Q. Implement a full adder using 8:1 MUX.


Solu: First write down the truth table of full adder.

$$S = \sum m(1, 2, 4, 7) \rightarrow SOP$$

$$C_{out} = \sum m(3, 5, 6, 7) \rightarrow SOP$$

Now realize both outputs through 8:1 MUX as following:

8:1 MUX as follow:



Q. Implement the following Boolean function using 8:1 MUX.

$$f(A, B, C, D) = \sum m(2, 4, 5, 7, 10, 14)$$

Solu: Here write design table first, as following,

$A$	$B$	$C$	$D$	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	$f$
0	0	1	0	0	1	0	1	0	1	0	1	0
0	1	0	1	1	0	1	0	1	0	1	0	1
1	0	1	0	1	0	1	0	1	0	1	0	1
1	1	1	1	0	1	0	1	0	1	0	1	1

Q. Implement the following function using 16:1 MUX.


$$F(A, B, C, D, E) = \sum m(2, 4, 6, 7, 10, 14, 15, 16, 17, 25, 26, 30, 31)$$

Q. Implement the following Boolean function using all 4:1 MUX.

$$f(A, B, C, D, E) = \sum m(0, 1, 2, 3, 6, 8, 9, 10, 13, 15, 17, 20, 24).$$

Solu: write design table;

	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	D <sub>8</sub>	D <sub>9</sub>	D <sub>10</sub>	D <sub>11</sub>	D <sub>12</sub>	D <sub>13</sub>	D <sub>14</sub>	D <sub>15</sub>
A	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
$\bar{A}$	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
B	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
C	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
D	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
E	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Q. Implement the following Boolean expression using 8:1 MUX.

$$F(A, B, C, D) = \overline{ABC} + \overline{ABD} + ABC + \overline{BCD} + \overline{ACD}$$

Solu: Here given expression have not in standard/canonical sop form so first we are convert this expression into standard sop form as,


$$\begin{aligned} F(A, B, C, D) &= \overline{ABC}\overline{D}(C+\overline{C}) + ABC\overline{D}(B+\overline{B}) + \overline{BCD}(B+\overline{B}) \\ &= \overline{ABC}\overline{D} + ABC\overline{D} + ABCD + A\overline{BCD} + \overline{ABC}D + \overline{ACD} \end{aligned}$$

(2) (6) (14) (15) (11) (1) (3) (7) (3)

(39)

i.e.  $F(A, B, C, D) = \sum m(0, 2, 3, 7, 11, 14, 15)$   
 Here have 16 inputs but in 8:1 MUX use only 8 inputs so first draw  
 the design table as following

	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
$\bar{A}$	0	1	2	3	4	5	6	7
A	0	9	10	11	12	13	14	15
	0	1	0	1	0	0	1	0




Q. Implement the following logic function using 4:1 Multiplexer.

$$\text{Soln: } F(A, B, C) = \text{JLM}(0, 1, 3, 5, 7) \\ F(A, B, C) = \text{JLM}(0, 1, 3, 5, 7)$$

Now draw design table,

	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
$\bar{A}$	0	1	2	3
A	4	5	6	7
	0	1	0	1



Q. Implement the following function using an 8:1 MUX.

Q. Implement a full adder circuit using two 4:1 MUX.

Q. Design a 4:1 MUX using only NAND gates.


$$\text{Soln: Truth table for 4:1 MUX}$$

selective	S <sub>0</sub>	S <sub>1</sub>	OP
0	0	0	D <sub>0</sub>
0	0	1	D <sub>1</sub>
0	1	0	D <sub>2</sub>
0	1	1	D <sub>3</sub>
1	0	0	D <sub>4</sub>
1	0	1	D <sub>5</sub>
1	1	0	D <sub>6</sub>
1	1	1	D <sub>7</sub>

$$Y = \overline{S_0} \overline{S_1} D_0 + \overline{S_0} S_1 \overline{D}_2 + S_0 \overline{S}_1 D_2 + S_0 S_1 D_3$$

$$Y = (\overline{S_0} \overline{S_1} D_0)(\overline{S_0} S_1 \overline{D}_2)(S_0 \overline{S}_1 D_2)(S_0 S_1 D_3)$$

$\therefore Y = A = \overline{A}$



4:1 MUX using NAND gates

(10) Encoder: Encoder is a combinational circuit which is designed to perform the inverse operation of the decoder. An encoder has 'n' numbers of input lines and m number of output lines. An encoder produces an m bit binary code corresponding to the digital input no. Block diagram of an encoder is shown in fig. below.





Fig. → Block diagram of an encoder

→ Types of Encoders:

- i) Priority encoders
- ii) Decimal to BCD encoder
- iii) Octal to binary encoder
- iv) Hexadecimal to binary encoder


Priority Encoder: This is a special type of encoder. Priorities are given to the input lines. If two or more input lines are '1' at the same time then the input line with highest priority will be considered. The block diagram of priority encoder is shown in fig. below, and also its truth table.

Highest Inputs		Lowest Inputs		Outputs	
D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Y <sub>1</sub>	Y <sub>0</sub>
0	0	0	0	0	X
0	0	0	1	1	0
0	0	1	X	0	0
0	1	X	X	1	1
1	X	X	X	1	0



\* There are four inputs  $D_0$  to  $D_3$  and two outputs  $Y_1$  &  $Y_0$ . Out of the four inputs  $D_3$  has the highest priority and  $D_0$  has the lowest priority. That means if  $D_3=1$  then  $Y_1, Y_0 = 1, 1$  respectively of the other inputs. Similarly  $D_3=0$  and  $D_2=1$  then  $Y_1, Y_0 = 1, 0$  respectively of the other inputs. (40)

$\Rightarrow K\text{-Map for } Y_1 \text{ and } Y_0^1$



$$Y_1 = D_2 + D_3$$

Now implement the logic circuit for  $Y_1$  &  $Y_0$  as following,




Fig.  $\rightarrow$  Priority Encoder

ii) Decimal to BCD Encoder: The block diagram of decimal to BCD encoder is shown in fig. below. Decimal to BCD encoder takes 10 inputs terminals & 4 output terminals.




Fig.  $\rightarrow$  Block diagram of decimal to BCD Encoder

outputs are,

$$D = 8 + 9$$

$$C = 4 + 5 + 6 + 7$$

$$B = 2 + 4 + 6 + 7$$

$$A = 1 + 3 + 5 + 7 + 9$$

Truth Table

Input	D	C	B	A
0	0	0	0	0
1	1	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	0	1	0	0
9	0	1	0	1

Now design the combinational logic circuit diagram for decimal to BCD encoder as shown in fig. below.





Fig. → Decimal to BCD Encoder

(ii) Octal to Binary Encoder: Block diagram and truth table for octal to binary encoder is shown below, where it has 8 inputs and three outputs terminals.



Block diagram

$$B_0 = D_1 + D_3 + D_5 + D_7$$

$$B_1 = D_2 + D_4 + D_6$$

$$B_2 = D_0 + D_5 + D_6 + D_7$$

Now design the logic diagram for Octal to Binary encoder as following





Fig. → Octal to Binary Encoder

Inputs	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>
D <sub>0</sub>	0	0	0
D <sub>1</sub>	0	0	1
D <sub>2</sub>	0	1	0
D <sub>3</sub>	0	1	1
D <sub>4</sub>	1	0	0
D <sub>5</sub>	1	0	1
D <sub>6</sub>	1	1	0
D <sub>7</sub>	1	1	1

Truth Table

iv) Hexadecimal to Binary Encoder: The block diagram and truth table of Hex to Binary encoder is shown below, where it has 16 input terminals and 4 output terminals.



Block Diagram

$$B_0 = \bar{D} + \bar{C} + \bar{B} + \bar{A}$$

$$B_1 = \bar{D} + \bar{C} + \bar{B} + \bar{A} + \bar{B} + E + F$$

$$B_2 = \bar{D} + \bar{C} + \bar{B} + \bar{A} + \bar{E} + F$$

$$B_3 = \bar{D} + \bar{C} + \bar{B} + \bar{A} + \bar{B} + \bar{C} + \bar{D} + E + F$$

Now design the logic circuit diagram of HEX to Binary encoder as shown in fig. below.




Fig → HEX to Binary Encoder


1) DECODER - A decoder is a combinational circuit fig below shows the block diagram of a decoder. It has  $n$  inputs and a maximum  $2^n$  outputs. Decoder is identical to a DEMUX without any data input. It performs operations without which are exactly opposite to those of an encoder.

Applications of Decoder :-  
 i) Code converters  
 ii) BCD to seven segment display  
 iii) Relay actuators etc.


2 to 4 line Decoder - The block diagram of a 2 to 4 line decoder is shown in fig below. Here A and B are the two inputs whereas  $D_0$  to  $D_3$  are four outputs. And the table shows truth table which explains the operation of the decoder. It shows that each output is 1 for only a specific combination of inputs.

Inputs		Outputs			
A	B	$D_0$	$D_1$	$D_2$	$D_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Truth Table



$$D_0 = \bar{A}\bar{B}, \quad D_1 = \bar{A}B, \quad D_2 = AB\bar{B}, \quad D_3 = AB$$




2 to 4 Line Decoder

ii) 3 to 8 Line decoder - Block diagram and truth table of 3 to 8 line decoder is shown in fig. below where it has 3 input terminals and 8 output terminals.

(4)

	$I/P_S$	$A$	$B$	$C$	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0
2	0	1	0	0	0	1	0	0	0	0	0	0
3	0	1	1	0	0	0	1	0	0	0	0	0
4	1	0	0	0	0	0	0	0	1	0	0	0
5	1	0	1	0	0	0	0	0	0	1	0	0
6	1	0	1	1	0	0	0	0	0	0	1	0
7	1	1	0	0	0	0	0	0	0	0	0	1



$$D_0 = \bar{A}\bar{B}\bar{C}, D_1 = \bar{A}\bar{B}C, D_2 = \bar{A}BC$$

$$D_3 = \bar{A}BC, D_4 = A\bar{B}\bar{C}, D_5 = A\bar{B}C$$

$$D_6 = ABC, D_7 = ABC$$





Fig.  $\rightarrow$  3 to 8 line decoder

$\Rightarrow$  Demultiplexer or Decoder:- It is possible to operate a demultiplexer as a decoder. Let us see how to operate a 1:4 demux as 2:4 decoder. In 1:4 DEMUX  $D_{in}$  is the input,  $S_1$  &  $S_0$  are the select lines and  $Y_3 - Y_0$  are the outputs. In order to operate it as 2:4 decoder, we have to use  $S_1$  &  $S_0$  as inputs, keep  $D_{in}$  open and  $Y_0$  to  $Y_3$  as outputs.

Similarly 1:8 DEMUX operates as a 3 to 8 line decoder shown in fig. below.



Q. Design a 4 to 16 line decoder using 3 to 8 line decoder.




Fig  $\rightarrow$  4 to 16 decoder using 3 to 8 decoder


Q. Implement the following multiple output function using a suitable selected decoder.

$$f_1(A, B, C) = \Sigma m(0, 4, 7) + d(2, 3)$$

$$f_2(A, B, C) = \Sigma m(1, 5, 6)$$

$$f_3(A, B, C) = \Sigma m(0, 2, 4, 6)$$

Solu:



Q. Demultiplexers:-


- i) 1:4 Demultiplexer
- ii) 1:8 Demultiplexer
- iii) 1:16 Demultiplexer
- iv) 1:32 Demultiplexer

Q3) Code Conversion

- (43)
- i) Binary to BCD converter
  - ii) Binary to Gray converter
  - iii) Gray to Binary converter
  - iv) BCD to Excess -3 Converter
  - v) Ex-3 to BCD converter
  - vi) BCD to Gray code converter

## UNIT-3rd Synchronous Sequential Logic (44)

**① Sequential Circuits:** In the sequential circuit, the timing parameter comes into picture. The output of a sequential circuit depends on the present time inputs, the previous output and the sequence in which the inputs are applied. In order to provide a previous input or output a memory element is required to be used. Thus a sequential circuit needs a memory element. Fig. below shows the block diagram of a sequential circuit which includes the memory element in the feedback path.




Present state of sequential circuit: The data stored by the memory element at any given instant of time is called as the present state of sequential circuit.

Next state: The combinational circuit operates on the external inputs and the present state to produce new outputs. Some of these new outputs are stored in the memory element and called as the next state of the sequential circuit.

The most important part of the sequential circuit seems to be the memory element. The memory element is known as flip flop (FF). It is the basic memory element.

**② 1-Bit Memory Cell (Basic Bistable Element):** Flip flop is also known as the basic digital memory circuit. It has two stable states namely logic 1 state and logic 0 state. We can design it either using NOR gates or NAND gates. A flip flop can be designed by using the fundamental circuit shown in fig. below. Here NAND gates 1 and 2 are basically acting as inverters. Hence this circuit is called as a cross coupled inverter.



Δ Flip Flop → Data Flip Flop  
RS FF → RESET & SET FF  
JK FF → Jack Kilby FF

In above fig. the output of gate-1 is connected to the input of gate-2 and output of gate-2 is connected to input of gate-1.

Operation:- Assume that output of gate-1 i.e.  $Q=1$  thus  $\bar{Q}=0$ .

\* As  $B_2=1$ , output of gate-2 i.e.  $\bar{Q}=0$ . This makes  $B_1=0$ , thus  $Q=1$ .

\* Similar process for  $Q=0$  and  $\bar{Q}=1$ .

Conclusion:- We conclude that the outputs of the circuit ( $Q$  and  $\bar{Q}=1$ ,  $\bar{Q}=0$  and it is called as "1-state" or "set state". Whereas the other corresponds to  $Q=0$  and  $\bar{Q}=1$  and it is called as 0 state vice-versa. They will never be equal.

\* This circuit has two stable states. One of them corresponds to  $Q=1$ ,  $\bar{Q}=0$  and it is called as "1-state" or "set state". Whereas the other corresponds to  $Q=0$  and  $\bar{Q}=1$  and it is called as 0 state reset state.

\* If the circuit is in the reset state ( $Q=0$ ,  $\bar{Q}=1$ ) then it will continue to be in the reset state and if it is in the set state ( $Q=1$ ,  $\bar{Q}=0$ ) then it will continue to remain in the set state.

\* This property of the circuit shows that it can store 1 bit of digital information. Therefore it is called as a 1-bit memory cell.

③ Latch:- The cross coupled inverter of above fig. is capable of locking on latching the information. Hence this circuit is also called as a latch.

\* The disadvantage of this circuit is that we can not enter the desired digital data into it.

\* This disadvantage can be overcome by modifying the circuit as shown in fig. below. This modification will allow us to enter the digital data into the circuit.

Operation:- Case 1:-  $S=R=0$

\* The outputs of gate 1 & 2 will become 1.

\* Let  $Q=0$  and  $\bar{Q}=1$  initially. Hence both the inputs to gate 3 are 1 and the inputs to gate-4 are (01).

\* Hence gate-3 output i.e.  $Q=0$  and gate-4 output  $\bar{Q}=1$ .

\* Thus with  $S=R=0$ , there is no change in the state of outputs

(45)

Case 2:  $S=1, R=0$

\* Since  $S=1$  and  $R=0$ , one of the inputs of gate-3 will be 0. This will force  $Q$  output to 1.

\* Hence both the inputs to gate 4 will be 1. This forces  $\bar{Q}$  to 0.

\* Hence for  $S=1, R=0$ , the outputs are  $Q=1$  and  $\bar{Q}=0$ . This is set state.

Case 3:  $S=0, R=1$

\* If  $S=0, R=1$  then one of the inputs to gate-4 will be 0. This will force the  $\bar{Q}$  output to 1.

\* Hence both the inputs to gate-3 will be 1. This forces  $Q$  to 0.

\* Thus for  $S=0, R=1$  then the outputs are  $Q=0, \bar{Q}=1$ . This is reset state.

Case 4:  $S=R=1$

\* If  $S=R=1$  then outputs of gates 1 and 2 will be zero.

\* Hence one of the inputs to gates 3 and 4 will be zero.

\* So outputs  $Q$  and  $\bar{Q}$  both will try to become 1. It is not allowed as  $Q$  and  $\bar{Q}$  should be complementary. Hence  $S=R=1$  condition is prohibited.

**④ Types of flip-flops:-** There are many types of flip flops which are given below.

- i) RS flip flop
- ii) D flip flop
- iii) JK flip flop
- iv) T flip flop

**i) RS Flip flop:-** In fig. below shows the RS flip flop using NOR gates.

Latch is a sequential logic circuit which checks


all the input continuously as soon as change its o/p.

The output of the NOR gate is 0 when the input is 1 & the o/p of NOR gate is 1 when

the i/p is 0. In fig. the output of NOR gate-1 connected to the i/p terminal of gate-2 and the o/p of NOR gate-2 connected to the i/p terminal of gate-1.

Thus the general expression for the RS flip flop is,  
NOR-1 output  $Q = \overline{R+Q}$

$$\text{NOR-2 output } \bar{Q} = \overline{S+Q}$$



RS Flip flop using NOR gates

Case 1:  $R=0 \& S=1$  (Set Condition)

\* Initially we assume  $Q=0$  ~~thus  $\bar{Q}=1$~~  thus,  $\bar{Q} = \overline{S+Q} = \overline{1+0} = \bar{1} = 0$

So, the output of gate-1,  $Q = \overline{R+\bar{Q}} = \overline{0+0} = \bar{0} = 1$

And, the output of gate-2,  $\bar{Q} = \overline{S+Q} = \overline{1+1} = \bar{1} = 0$

Case 2:  $R=1 \& S=0$  (Reset Condition)

\* Initially we assume  $Q=0$  then,

→ inputs of NOR-2 is 0 and 0 thus  
output of NOR-2,  $\bar{Q} = \overline{S+Q} = \overline{0+0} = \bar{0} = 1$

→ inputs of NOR-1 is 1 and 1 thus

output of NOR-1,  $Q = \overline{R+\bar{Q}} = \overline{1+1} = \bar{1} = 0$

\* Initially if we assume  $Q=1$  then,  
→ inputs of NOR-2 is 1 and 0 thus

output of NOR-1,  $\bar{Q} = \overline{R+\bar{Q}} = \overline{1+0} = \bar{1} = 0$

output of NOR-2  $\bar{Q} = \overline{S+Q} = \overline{0+0} = \bar{0} = 1$

Case 3:  $S=R=0$  (No Change)

\* Since output of NOR-1 is,  $Q = \overline{R+\bar{Q}} = \overline{\bar{R} \cdot Q} = \bar{0} \cdot Q = 1 \cdot Q = Q$

output of NOR-2 is,  $\bar{Q} = \overline{S+Q} = \overline{S \cdot \bar{Q}} = \bar{0} \cdot \bar{Q} = 1 \cdot \bar{Q} = \bar{Q}$

Thus there is no change in the output of NOR gate 1 & 2.

Case 4:  $S=R=1$  (Indeterminate)

\* Since output of NOR-1 is,  $Q = \overline{R+\bar{Q}} = \overline{\bar{R} \cdot Q} = \bar{0} \cdot Q = 0$


NOR-2 is,  $\bar{Q} = \overline{S+Q} = \overline{S \cdot \bar{Q}} = \bar{0} \cdot \bar{Q} = 0$

• Here both outputs  $Q$  and  $\bar{Q}$  will force to 0 hence this is an ~~indeterminate~~ indeterminate state which should be avoided by latch because  $Q$  and  $\bar{Q}$  should be complements of each other.

Truth table:-

Inputs		Outputs		Comment
R	S	Q	$\bar{Q}$	
0	1	1	0	SET
1	0	0	1	RESET
0	0	0	0	NC
1	1	X	X	Indeterminate

b) R.S Flip flop using NAND gate: In fig. below shows the RS FF 46 using NAND gates.



Case 1:-  $R=0, S=1$  (SET)

$$* \text{ Since } Q = \overline{R \cdot \bar{Q}} \quad (\text{Gate-1 o/p}) \\ \bar{Q} = \overline{S \cdot Q} \quad (\text{Gate-2 o/p})$$

thus, in this case,

$$\begin{aligned} Q &= 0 \cdot \bar{Q} = \bar{0} + \bar{\bar{Q}} = 1 + Q \quad \Rightarrow \quad Q = 1 + 0 = 1 & \text{if } Q = 1 \\ \bar{Q} &= \bar{S} \cdot Q = \bar{S} + \bar{Q} = \bar{1} + \bar{Q} = 0 + \bar{Q} \Rightarrow \bar{Q} = 0 + 0 = 0 & \Rightarrow \bar{Q} = 0 + 1 = 1 \\ \text{and } & \end{aligned}$$

Case 2:-  $R=1, S=0$  (RESET)

$$* \quad Q = \overline{R \cdot \bar{Q}} \quad \bar{Q} = \overline{S \cdot Q}$$

in this case,

$$\begin{aligned} Q &= \overline{R} + \bar{Q} = \bar{1} + Q = 0 + Q \Rightarrow Q = 0 + 0 = 0 & \text{if } Q = 0 \\ \bar{Q} &= \bar{S} + \bar{Q} = \bar{0} + \bar{Q} = 1 + \bar{Q} = 1 + Q \Rightarrow \bar{Q} = 1 + 0 = 1 & \Rightarrow \bar{Q} = 1 + 1 = 1 \\ \text{and } & \end{aligned}$$

Case 3:-  $R=S=0$  (Indeterminate)

$$* \quad Q = \overline{R \cdot \bar{Q}} \quad \bar{Q} = \overline{S \cdot Q}$$

in this case,

$$\begin{aligned} Q &= \overline{R} + \bar{Q} = \bar{0} + Q = 1 + Q \Rightarrow Q = 0 & \text{if } Q = 0 \\ \bar{Q} &= \bar{S} + \bar{Q} = \bar{0} + \bar{Q} = 1 + \bar{Q} \Rightarrow \bar{Q} = 1 + 1 = 1 & \Rightarrow \bar{Q} = 1 + 1 = 1 \\ \text{Here both o/p's are same thus it is indeterminate state} & \end{aligned}$$

Case 4:-  $S=R=1$  (No change)

$$* \quad Q = \overline{R \cdot \bar{Q}} \quad \bar{Q} = \overline{S \cdot Q}$$

in this case,

$$\begin{aligned} Q &= \overline{R} + \bar{Q} = \bar{1} + Q = 0 + Q \Rightarrow Q = 0 & \text{if } Q = 0 \\ \bar{Q} &= \bar{S} + \bar{Q} = \bar{1} + \bar{Q} = 0 + \bar{Q} \Rightarrow \bar{Q} = 0 + 1 = 1 & \Rightarrow \bar{Q} = 0 + 1 = 1 \\ \text{Here there is no change in both outputs of} & \end{aligned}$$


NAND-1 & 2 gates.

Truth table:-

Inputs		Outputs		Condition
R	S	Q	Q-bar	
0	0	X	X	Indeterminate
0	1	1	0	SET
1	0	0	1	RESET
1	1	NC	NC	No change

### Clocked RS Flip Flop :- Gated RS F/F :- level Triggered RS F/F :-


The Clocked RS F/F shown in fig. below consist of a basic NOR flip flop and two AND gates. The outputs of the two AND gates remain at 0 as long as the clock pulse is 0, regardless of the S and R input values. When the clock pulse goes to 1, information from the S and R inputs allowed to reach the basic flip flop. The set state is reached with  $S=1$ ,  $R=0$  and  $CP=1$ . To change to the reset state, the inputs must be  $S=0$ ,  $R=1$  and  $CP=1$ . With both  $S=1$  and  $R=1$ , the occurrence of a clock pulse causes both outputs to go to 0. When the pulse is removed, the state of the flip flop is indeterminate i.e either state may result, depending on whether the transition on the reset input of the basic flip flop remains 1 longer before the transition to 0 at the end of the pulse.



		Logic Outputs	
CP	R	S	Q
1	0	0	NAME 1
1	0	1	1
1	1	0	0
1	1	1	X
0	X	X	No Change

Truth Table

ii) D flip flop: The D flip flop is known in fig. below which is a modification of the clocked RS flip flop. NAND gates 1 and 2 form a basic F/F and gate 3 and 4 modify it into a clocked RS F/F. The D input goes directly to the S input and its complement through gate 5 is applied to the R input. As long as the clock pulse input is at 0, gates 3 and 4 have a 1 in their outputs, regardless of the value of the other inputs.



Input		Output	
CP	D	Q <sub>n</sub>	Q <sub>n+1</sub>
1	0	1	0
1	1	0	1

Truth Table

(4+)

In D-flip flop there are only two input conditions

Case 1: When  $D=0$  then  $S=0$  and  $R=1$ .


Case 2: When  $D=1$  Then  $S=1$  and  $R=0$ .

During the occurrence of clock pulses if  $D=1$  then output  $Q$  is SET and if  $D=0$  then output  $Q$  is RESET. Here  $Q_n$  is the present state and  $Q_{n+1}$  next state.

The D FF receives the designation from its ability to transfer data into a FF. It is basically an RS FF with an inverter in the R input. The added inverter reduces the number of inputs from two to one. This type of FF is sometimes called a gated D-latch.

**iii) JK Flip Flop:** A JK FF is a refinement of the RS FF in that the indeterminate state of the RS type is defined in the JK type. Inputs J and K behave like inputs S and R to set and clear the FF. Note that in a JK FF, the letter J is for set and letter K is for reset when inputs are applied to both J and K simultaneously, the flip flop switches to its complement state that is if  $Q=1$ , it switches to  $Q=0$  and vice versa.

A clocked JK FF is shown in fig. below. Output  $Q$  is ANDed with K and CP inputs so that the FF is cleared during a CP only if  $Q$  was previously 1. Similarly, output  $\bar{Q}$  is ANDed with J and CP inputs so that the FF is set with a clock pulse only if  $\bar{Q}$  was previously 1.




Q	J	K	Q <sub>out</sub>
0	0	0	0
0	0	1	0
0	1	0	-
0	1	1	-
1	0	0	-
1	0	1	-
1	1	0	1
1	1	1	0

As shown in above fig. the JK FF behaves like an RS FF except when both J and K are equal to 1. When both J and K are 1, the clock pulse is transmitted through one AND gate only - the one whose input is connected to the FF

Table

output which is presently equal to 1. Thus if  $Q = 1$ , the output of the upper AND gate becomes 1 upon application of a clock pulse and the flip flop is cleared (reset). If  $\bar{Q} = 1$ , the output of the lower AND gate becomes a 1 and the flip flop is set. In either case, the output state of the flip flop is complement.

**iv) T Flip flop:-** It is known as Toggle Flip Flop. T flip flop is a modified/modification of JK Flip flop. It is obtained from JK Flip flop by connecting both inputs J & K together as shown in fig. below.



Present State $Q_n$	FF I/P $T$	Next State $Q_{n+1}$	
		0	1
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

In this type of flip flop, when T is zero both AND gates are disabled hence there is no change in the present previous output. But when T is 1 ( $J=K=1$ ) then the output is Toggled.

**5) Characteristic Equation for flip flops:-**

K-Map for $Q_{n+1}$			
$R$	$S$	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	X
1	1	1	X

$Q_{n+1} = \overline{R}(Q_n + S)$

$Q_{n+1} = \overline{R}Q_n + S$

Indeterminate

i) For RS Flip flop:-

K-Map for $Q_{n+1}$			
$R$	$S$	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	X
1	1	1	X

Follows  
RS F/F

For	D	flip	flop	$\frac{1}{i}$
Input	Present	Q <sub>n</sub>	Q <sub>n+1</sub>	Next
0	0	0	1	0
0	0	1	0	0
1	1	0	1	1
1	1	1	1	1

If  $D = 0$  then  $\text{EP } Q_{n+1} = 0$

$$D=1 \text{ then } O/P Q_{n+1} = 1$$

Input	J	K	Present	Qn	Next	Qn+1
	0	0		0		0
	0	0		1		1
	0	1		0		0
	0	1		1		1
	1	0		0		0
	1	0		1		1
	1	1		0		0
	1	1		1		1
	1	1		1		1

iii) fan Jk Flip flop:

<u>Input</u>	<u>Present</u>	<u>Next</u>
<u>Q<sub>n</sub></u>	<u>Q<sub>n+1</sub></u>	
0	0	0
0	1	1
1	0	1
1	1	0

## ⑥ Flip Flop Excitation table

$Q_m$	$Q_{m+1}$	$R$	$S$	$J$	$K$
0	0	x	0	0	x
0	1	0	1	0	x
1	0	1	0	1	x
1	1	0	x	1	0

$Q_m$	$Q_{m+1}$	$R$	$S$	$J$	$K$
0	0	0	0	0	0
0	1	0	1	0	1
1	0	1	0	1	0
1	1	1	1	1	1


卷之三

i)	$Q_{in}$	$Q_{out}$	T
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

T/F/F

⑦ Flip Flop Conversion: The conversion from one type of flip flop to the other, needs a systematic approach using the excitation tables and K-Map simplifications. Fig. below shows a generalized model for conversion from one FF to the other. As shown in fig. the required FF is actually a combination of given FF and a combinational logic circuit using gates.

The conversion logic is designed by combining the excitation tables of both the FF. The truth table of the conversion logic has data inputs and Q and  $\bar{Q}$  outputs of the given FF as inputs and the inputs of the given FF are the outputs of the truth tables. Then we draw the K-Map for each output and obtain the simplified expression. The conversion logic is then implemented using gates.




⑧ Conversion from SR FF to D FF: The truth table is prepared by combining the excitation tables of D FF and SR FF.

Inputs		Outputs	
D	Present State	Next State	S
0	0	0	X
1	0	1	0
0	1	0	0
1	1	1	X


Excitation table of D FF

Excitation table of SR FF

(49)



Logic diagram:-



SR F/F to T F/F

i) S-R F/F to JK F/F

Inputs		Outputs	
J	K	$Q_n$	$Q_{n+1}$
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	01	1	0
1	1	1	0
0	0	1	1
1	1	1	1


K-Map	
For S:	$\bar{Q}_n$
0	0
1	1
0	X
1	X

K-Map	
For R:	$\bar{Q}_n$
0	0
1	1
0	X
1	X

$$R = K \bar{Q}_n$$

Logic diagram:-



v) D F/F to T F/F


Inputs		Outputs	
T	D	$Q_n$	$Q_{n+1}$
0	0	0	0
1	0	1	1
1	1	0	0
0	1	1	1

K-Map	
For D:	$Q_n$
0	0
1	1
0	X
1	X


$$D = T \bar{Q}_n + \bar{T} Q_n$$

$$D = (T \oplus Q_n)$$

(60)


Logic diagram:-v)  $T$  F/F to  $D$  F/F:

Inputs		Outputs	
D	$Q_n$	$Q_{n+1}$	$T$
0	0	0	0
1	0	1	1
0	1	0	1
1	1	1	0




$$T = D\bar{Q}_n + \bar{D}Q_n$$


$$T = D \oplus Q_n$$

Logic diagram:-vi)  $J K$  F/F to  $D$  F/F:


Inputs		Outputs	
D	$Q_n$	$Q_{n+1}$	$J$
0	0	0	x
1	0	1	1
0	1	0	x
1	1	1	0



$$J = D$$




$$K = \bar{D}$$

Logic diagram:-

viii) JK F/F to SR F/F:-

Inputs		Outputs	
S	R	$Q_m$	$Q_{m+1}$
0	0	0	0
0	1	0	0
1	0	0	1
1	0	0	1
0	1	1	0
0	1	1	0
0	1	1	1
0	1	1	1
0	1	1	0
0	1	1	1
1	0	1	0
1	0	1	1

Logic diagram:-



K-Map:- For  $J'$ :

Inputs		Output			
S	R	Q <sub>m</sub>	Q <sub>m+1</sub>	J'	K'
0	0	0	0	0	X
0	1	0	0	0	X
1	0	0	1	1	X
1	0	0	1	1	X
0	1	1	0	1	X
0	1	1	0	1	X
0	1	1	1	0	X
0	1	1	1	0	X
1	0	1	1	1	X
1	0	1	1	1	X

Inputs		Output			
S	R	Q <sub>m</sub>	Q <sub>m+1</sub>	J'	K'
0	0	0	0	0	0
0	1	0	0	0	0
1	0	0	1	1	1
1	0	0	1	1	1
0	1	1	0	0	0
0	1	1	0	0	0
0	1	1	1	1	1
1	0	1	1	1	1

Inputs		Output			
S	R	Q <sub>m</sub>	Q <sub>m+1</sub>	J'	K'
0	0	0	0	0	0
0	1	0	0	0	0
1	0	0	1	1	1
1	0	0	1	1	1
0	1	1	0	0	0
0	1	1	0	0	0
0	1	1	1	1	1
1	0	1	1	1	1

$J = S$

$K = R$

ix) D F/F to SR F/F:-

Inputs		Output			
S	R	$Q_m$	$Q_{m+1}$	D	
0	0	0	0	0	
0	1	0	0	0	
1	0	0	1	1	
1	0	0	1	1	
0	1	1	0	0	
0	1	1	0	0	
0	1	1	1	1	
1	0	1	1	1	

K-Map:-

Inputs		Output			
S	R	$Q_m$	$Q_{m+1}$	D	
0	0	0	0	0	
0	1	0	0	0	
1	0	0	1	1	
1	0	0	1	1	
0	1	1	0	0	
0	1	1	0	0	
0	1	1	1	1	
1	0	1	1	1	

$$D = S + \bar{R}Q_m$$

Logic diagram:-



(51)


### X) T F/F to SR F/F :-

Inputs			Output
S	R	$Q_n$	$Q_{n+1}$
0	X	0	0
1	0	0	1
0	1	1	0
X	0	1	1

$$\begin{array}{l} \text{K-Map: } \\ \begin{array}{c|cc|c} & Q_n & \bar{Q}_n & \\ \hline S & 0 & 1 & 1 \\ R & 1 & 0 & 0 \end{array} \end{array}$$

$$T = S\bar{R}\bar{Q}_n + \bar{S}RQ_n$$

Logic diagram:-



### ⑧ Master Slave S-R Flip Flop :-

\*Basic Concepts: A master slave S-R F/F consists of two level triggered F/Fs and an inverter as shown in fig below. The first F/F is called as master. It receives the S-R inputs directly. The clock signal is applied directly to the master. Outputs ( $Q$  &  $\bar{Q}$ ) of the master are applied to the S-R inputs of the slave. The clock is inverted and applied to the slave F/F. This will force the slave F/F to respond to the low level of the clock.




Fig - Master slave S-R F/F

### Waveform:





Fig. → Waveform of Master-Slave SR F/F

### ④ Master slave JK FF:

\* Basic Concept: Fig below shows the Master slave JK F/F. It is a combination of a clocked JK latch and clocked S-R latch. The clocked JK latch acts like as the master and clocked SR latch acts as the slave. Master is positive level triggered, but due to the absence of the inverter in the clock timeline, the slave will respond to the negative level. Hence when the clock = 1 (+ve Level) then the master is active and the slave is inactive. where as when clock = 0 (-ve level), the slave is active and master is inactive.



### 10) Classification of Sequential Circuits:-

A sequential circuit is classified into two categories as follows,

- \* Synchronous sequential circuits.
- \* Asynchronous sequential circuits.

Note 1-> In synchronous sequential ckt the contents of memory elements can be changed only at the rising or falling edge of clock signal.  
 2-> In asynchronous sequential ckt, the contents of memory elements can be changed at any instant of time.


	Synchronous Sequential CKT	Asynchronous Sequential CKT
1.	These CKTs are easy to design.	These CKTs are difficult to design.
2.	A Clocked FF acts as a memory element.	An unlocked FF or time delay element is used as memory element.
3.	Slower, because the delays correspond to those of the memory element.	Faster as the clock is not present.
4.	The status of memory element is affected only at the active edge of clk if the ip is changed.	The status of memory element will change any time as soon as the ip is changed.

① Analysis of Clocked Sequential Circuits :- The behaviour of a clocked sequential circuit is dependent on the IP, the inputs and the state of its flip flop. The outputs as well as the next state both are function of IP and present state. The analysis of the given clocked sequential circuit includes writing the state table and drawing the state diagram for the given circuit.

② State Table :- The basic element of a sequential ckt is a FF. The IP  $Q_0, Q_1, \dots$  etc of FFs will be used as state inputs to a sequential circuit. They are also called as state variable. Here X represents an external IP and Y represents the op of the sequential ckt. Y will be dependent on the state variables and external IP X.

Present State	IP	Next State		Output Y	
		$Q_0$	$Q_1$	$X=1$	$X=0$
0	0	0	0	0	0
0	1	1	1	0	0
1	0	1	0	0	0
1	1	1	0	1	0
	D	1	1	1	0

i) State diagram :- The information available in the state table is represented graphically using the state diagram which is shown in Fig. below.



ii) State equation :- State equation is an algebraic equation. The left side of this equation represents the next state of the flip flops. And the right hand side of this equation specifies the present state condition which makes the next state.

state equation also called as application equation.


Q. for a clocked D F/F write the state table, draw the state diagram and write the state equation.

Solu: i) Truth table:-

Inputs		Outputs		Present state		Next state	
Clock	D	Q <sub>n</sub>	Q̄ <sub>n</sub>	D <sub>n</sub>	D̄ <sub>n</sub>	N.C.	D-1
0	X	Q <sub>n</sub>	Q̄ <sub>n</sub>	0	0	0	0
1	X	X	X	0	0	1	1
↓				↑	0	1	0
↑				↑	1	1	1
↑				↑	1	0	0

ii) State table:-

Present state		Next state	
Q <sub>n</sub>	D <sub>n</sub>	D-1	Q <sub>n</sub>
0	0	0	1
1	0	1	0



iv) State equation :-

$$Q_{n+1} = D \quad \text{eqn of D FF.}$$

Q. For a clocked JK FF write the state table, draw the state diagram and write the state equation.

Solu:-


i) Truth table :-

Inputs	Outputs		
	CLK	J	K
0	x	x	Q <sub>n+1</sub>
1	x	x	Q <sub>n</sub>
	x	x	NC
	x	0	Q <sub>n</sub>
	0	0	Q <sub>n</sub>
	0	1	0
	1	0	1
	1	1	Q <sub>n</sub>
			RESET
			SET
			Toggle

ii) State table :-

Present state Q <sub>n</sub>	Next state		
	JK=00	JK=01	JK=10
0	0	0	1
1	0	1	0

iii) State diagram :-



iv) State equation :-

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

Q. For a toggle FF write the state table, draw the state diagram and write the state equation.

(54)


### Q2) Analysis Process :-

- \* Write the IP and output eq<sub>n</sub> from the given circuit.
- \* Obtain the state table.
- \* Draw the state diagram.

1) Analysis with D FF's :-

\* Input equation,


$$D_A = Q_A + (x \oplus y)$$



\* Logic diagram :-


Present State	Inputs		Next State $A_{n+1}$
	x	y	
0	0	0	0
0	0	1	1
0	1	0	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

\* State diagram :-



$$A_{n+1} = D_A = A + (x \oplus y)$$

- Q: Analyze the sequential ckt of fig. below. write the input, output equations, obtain the state table and draw the state diagram.



Solu: From given circuit,

$$D_A = X \cdot Q_A + Q_B$$

$$D_B = \bar{Q}_A \cdot Q_B$$

$$Y = XQ_A + \bar{X}\bar{Q}_B$$

The next state is obtained from the state equation. For a D P/F the state equation is same as input equation.


$$A_{n+1} = X \cdot A + B$$

$$B_{n+1} = \bar{A} \times B$$

Thus the state table is

Present A   B	Input X	Next		Output Y
		A <sub>n+1</sub>	B <sub>n+1</sub>	
0   0	0	0	1	1
0   0	1	0	0	0
0   1	0	1	1	0
0   1	1	1	1	0
1   0	0	0	0	1
1   0	1	1	0	1
1   1	0	1	0	0
1   1	1	1	0	1


State table



ii) Analysis using JK flip flops:- In case of D flip flop, the state equation which is obtained the next state value to the state table is same as the input equation.

But in case of other flip flops, it is not the case. For JK or T flip, we have to refer to their C-S tables or C-Fr. equation to obtain the next value.

Q: Analyze the clocked sequential circuit of fig below. Write the state table and state diagram.



(55)

Solu: From given circuit,  $J_A = \bar{B}$ ,  $K_A = \bar{X}B$ ,  $J_B = \bar{X}$ ,  $K_B = X\bar{A} + \bar{X}A$

Now write the next state eqn by using CKT eqn of JK flip flop.

$$J_{A+1} = J_A \cdot \bar{A} + \bar{K}_A \cdot A \quad \xrightarrow{\bar{X}A * \bar{X}A} J_{B+1} = J_B \cdot \bar{B} + \bar{K}_B \cdot B \quad \xrightarrow{X\bar{A} + \bar{X}A} (X+A)(X+A)$$


$$A_{n+1} = B \cdot \bar{A} + (\bar{X}B) \cdot A \quad \xrightarrow{\bar{X}\bar{A} + \bar{X}B + \bar{X}AB} B_{n+1} = \bar{X} \bar{B} + (X \bar{A} + \bar{X}A) \cdot B \quad \xrightarrow{X\bar{A} + \bar{X}A}$$

$$A_{n+1} = B \bar{A} + (X + \bar{B}) A$$

State table:-


Present State		Input	FF Input		Next State	
A	B	X	J <sub>A</sub>	K <sub>B</sub>	A <sub>n+1</sub>	B <sub>n+1</sub>
0	0	0	0	0	1	0
0	0	1	0	0	0	0
0	1	0	1	1	1	1
0	1	1	1	0	0	1
1	0	0	0	0	1	1
1	0	1	0	0	0	1
1	1	0	1	1	1	0
1	1	1	0	0	0	0
1	1	1	1	1	1	1
1	1	1	1	0	0	0
1	1	1	0	0	0	1

State diagram:-



iii) Analysis using T Flip Flop

Q. Analyze the circuit of Fig. below. Obtain the state table and draw the state diagram.



Solu: From the circuit,  $T_A = X$ ,  $T_B = X \cdot A$

$$Y = A \cdot B$$


And the eqn for next state written from c-s eqn of T FF.

$$\begin{aligned}A_{n+1} &= T_A \cdot \bar{A} + \bar{T}_B \cdot A \\A_{n+1} &= X \cdot \bar{A} + \bar{X} \cdot A\end{aligned}$$

State table:

Present State	Input	FF Inputs	Next state	Output
A	B	$\bar{T}_A$	$\bar{T}_B$	Y
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	1
1	0	0	0	1
1	0	1	1	0
1	1	0	0	0
1	1	1	1	1

State diagram:




(13) Models of Synchronous Sequential Circuits: There are two models developed for representing the synchronous sequential circuit.

### i) Moore Circuit

→ The synchronous sequential circuit is called as a Moore circuit if the output depends only on the present state of flip flops.

→ The circuit is called as a Mealy circuit if the output is dependent on the present state of flip flops and the external inputs.

### ii) Mealy Circuit




### \* Comparison b/w Moore and Mealy

S.N.	Moore Circuit	Mealy Circuit
1.	The final output depends only on the present state of memory elements.	The final output depends on the present state of memory element and external inputs.
2.	The output changes only after the active CLK edge if the external inputs change.	Output can change in b/w the CLK edge if the external inputs change.
3.	The implementation of a logic function needs more number of state elements than Moore circuit.	The implementation of the same logic function requires less number of states than Moore circuit.

Fig. → General form of Mealy circuit

Q. Identify the type of circuit given in fig below, write the state table and draw the state diagram.



Solu.  
Since output  $Y = \overline{A+B}$ , it is dependent only on the present state of memory elements. Hence, this is a more circuit. From given circuit,  $J_A = X, B, K_A = 1, J_B = \overline{X}, \overline{A}, K_B = 1$

$$Y = \overline{(\overline{B} + A)} = \overline{A} \cdot B$$

And the eq for next state written from the C-S eq of JK FF,

$$Q_{n+1} = J\overline{Q}_n + \overline{K}Q_n$$

$$\text{For } A, \quad A_{n+1} = J_A \cdot \overline{A} + \overline{K}_A \cdot A$$


$$\begin{aligned} A_{n+1} &= X \cdot B \cdot \overline{A} + 0 \cdot A \\ A_{n+1} &= X \cdot \overline{A} \cdot B \end{aligned}$$

$$\begin{aligned} \text{for } B, \quad B_{n+1} &= J_B \cdot \overline{B} + \overline{K}_B \cdot B \\ B_{n+1} &= \overline{X} \cdot \overline{A} \cdot \overline{B} + 0 \cdot B \\ B_{n+1} &= \overline{X} \cdot \overline{A} \cdot \overline{B} \end{aligned}$$


State table :-

Present State		Imp	Next State	Output
A	B	X	A <sub>n+1</sub>	Y
0	0	0	0	0
0	0	1	0	0
0	1	0	0	1
0	1	1	1	1
1	0	0	0	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	0

State diagram :-



Q. Identify the circuit given in fig. below. Write the state table and draw state diagram for the same.



Solu Since output,  $Y = \bar{B} \cdot \bar{A} \cdot X$ , it is dependent on the present state as well as the X input. Thus this is a Mealy circuit.

From the given circuit,

$$J_A = X \cdot B, \quad K_A = 1, \quad J_B = A \bar{X}, \quad K_B = 1 \text{ and } Y = \bar{A} \bar{B} X$$


And the next state eqn.

$$\begin{aligned} A_{n+1} &= J_A \cdot \bar{A} + \bar{K}_A \cdot A \\ &= X \bar{A} B + 0 \\ A_{n+1} &= X \bar{A} B \\ B_{n+1} &= J_B \cdot \bar{B} + \bar{K}_B \cdot B \\ &= (A + \bar{X}) \bar{B} + 0 \\ B_{n+1} &= A \bar{B} + \bar{X} \bar{B} \end{aligned}$$

State table:-

Present State		FF	Next State	Output
A	B	X	A <sub>n+1</sub>	B <sub>n+1</sub>
0	0	0	0	1
0	0	1	0	0
0	1	0	0	0
0	1	1	1	0
1	0	0	0	1
1	0	1	0	1
1	1	0	0	0
1	1	1	0	0

State diagram:-




(1) State reduction and Assignments :-

i) State reduction:- In the state diagram, some states can be redundant states. The redundant states are avoided by the technique called state reduction technique. The state reduction results in elimination of redundant states which ultimately results in reducing the no. of FFs and gates to be used in a sequential CKT.

Steps :- i) write the state table from the given state diagram.

- Identify the equivalent states.
- Eliminate one of the two equivalent states and write new state table.
- In the new state table, check for equivalent states and till all the redundant states are eliminated.

Ex:-



Write state table for given state diagram

Present State	Next State		Output Y	
	X=0	X=1	X=0	X=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	g	f	0	1
g	a	f	0	1

Both states are equivalent  
States (e & g)

Modified state table:-

Present State	Next State		Output	
	X=0	X=1	X=0	X=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	g	f	0	1


Replacing g by d

Reduced state table:-

Present State	Next State		Output	
	X=0	X=1	X=0	X=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	d	f	0	1

Replacing f by d

Reduced state diagram:-



Q. For a given state table do the state reduction and realize using FF.

PS	X=0		X=1	
	NS	SP	NS	SP
a	a	0	b	0
b	c	1	d	0
c	a	1	e	-
d	e	1	f	-
e	f	1	g	-
f	e	1	-	-

Solu: Draw the state table in original form:-

PS	NS		Output
	X=0	X=1	
a	a	b	0
b	c	d	1
c	-	-	1
d	e	f	1
e	g	-	1
f	a	-	1
g	e	-	1


Both states are equivalent  
so replace f by c

New draw the reduced state table:-

PS	NS		Output
	X=0	X=1	
a	a	b	0
b	c	d	1
c	d	-	1
d	e	c	1
e	g	-	1
g	a	-	1

Draw the next excitation table:-

Present State	Next State		Excitation	Output
	Q <sub>0</sub>	Q <sub>1</sub>		
a	0	0	Q <sub>0</sub> Q <sub>1</sub>	0
a	0	1	Q <sub>0</sub> Q <sub>1</sub>	0
b	0	0	Q <sub>0</sub> Q <sub>1</sub>	1
b	0	1	Q <sub>0</sub> Q <sub>1</sub>	0
c	1	0	Q <sub>0</sub> Q <sub>1</sub>	1
c	1	1	Q <sub>0</sub> Q <sub>1</sub>	0
d	0	0	Q <sub>0</sub> Q <sub>1</sub>	1
d	0	1	Q <sub>0</sub> Q <sub>1</sub>	0
e	0	0	Q <sub>0</sub> Q <sub>1</sub>	1
e	0	1	Q <sub>0</sub> Q <sub>1</sub>	0
g	1	0	Q <sub>0</sub> Q <sub>1</sub>	1
g	1	1	Q <sub>0</sub> Q <sub>1</sub>	0



(5)

(15) Design Procedure for clocked Sequential CKTs-

Step I: A state diagram or timing diagram or some other information is given which describe the behaviour of the CKT that to be designed.

Step II: Obtain the state table.

Step III: The no. of states can be reduced by state reduction methods if the sequential CKT can be characterized by I/O relationships, independent no. of states.

Step IV: Assign binary values to each state if the state table obtained in step II & III contain letter symbols.

Step V: Determine the no. of F/B required and assign a letter symbol to each.

Step VI: Decide the type of F/F to be used.

Step VII: Derive the CKT excitation table and off table from the State table.

Step VIII: Obtain the expressions for the CKT off and F/F g/f.

Step IX: Draw the logic diagram.


### Difference between Latch and Flip Flops:

- \* Latches and flip flops both are basically the bistable elements.
- \* A latch has got an enable input. As long as it is active, the latch output will keep changing according to the changes in its input. In other words latch is a level triggered flip flop.
- \* But flip flop is a sequential circuit which generally samples its inputs and changes its outputs only at particular instants of time and not continuously.

\* The flip flops are therefore said to be edge sensitive or edge triggered rather than being level triggered latches.

### Race Around condition in JK Latch :- The "Race around condition"

that we are going to explain, this condition occurs when the latch is in toggle mode. Fig. below shows the waveforms for the various modes, when a rectangular waveform is applied to the "Enable" input.




### Interval $t_2 - t_3$ : Race Around.

- \* At instant  $J=1, K=0, E=1$ . Hence JK latch is in the toggle mode and  $Q$  becomes low and  $\bar{Q} = 1$ .

(2)

\* These changes outputs get applied at the i/p of NAND gates - 3 & 4 of the JK latch. Thus the new i/p to Gate 3 & 4 are,



$$\text{NAND-3 } J=1, K=1, T=1, E=1 \quad Q=1, \bar{Q}=0$$

$$\text{NAND-4 } K=1, E=1 \quad Q=0, \bar{Q}=1$$

Hence  $R'$  will become 0 &  $S'$  will become 1.  $Q$  will toggle again.

This multiple toggling in the JK-latch is called as Race Around condition. It must be avoided.

$\Rightarrow$  How avoid race around condition? The race around condition in JK latch/flip flop can be avoided by

- i) Using edge triggered JK F/F
- ii) Using master slave JK F/F.

$\Rightarrow$  Race! ~~we~~ we have already discussed that the race condition in F/Fs. Then both the outputs try to change their state in response to the change in input.

In an asynchronous machine a race condition is said to be have occurred if two or more states varies their values when their is a state transition. There are two categories of races;

- i) Non-critical race
- ii) Critical race.

D) Non-critical race: A race is said to be non-critical when a correct stable next state is eventually reached, during the state transition. Due to unequal delays the state variables may change in an unpredictable manner if race condition occurs.

The final stable state attained by the circuit may or may not depend on the order in which the state variables change due to race condition. If the final stable state reached by the ckt is not dependent on the order in which the state variables change, then the race condition is called as a Non-critical race and it is not harmful. Fig. below shows the concept of the non-critical race.

③

Fig. shows that the initial state is 11 and the final stable state is 10. This stable state is reached by going through three different sequences of intermediate states.

But note that the final stable state reached in all the three cases is same i.e. 10. Hence we conclude that the final state to which the asynchronous circuit reaches does not depend on the order in which the state variables change. Hence this is a non-critical race.




Fig.  $\rightarrow$  Non-critical race

## UNIT - 4<sup>th</sup> Registers and Counters


Introduction: FF is a 1 bit memory cell which can be used for storing the digital data. To increase the storage capacity in terms of no. of bits, we have to use a group of FF. Such a group of  $n$  bit is known as a register. Thus register is a group of FF. The  $n$ -bit register will consist of ' $n$ ' number of FF, and it is capable of storing an ' $n$ -bit word'.

① Shift Registers: As a matter of fact, the binary data in a register can be moved within the register from one FF to the other or outside it with application of clock pulses. Those registers which allows such data transfers are known as shift register.

Mode of operation of a Shift Register: The various modes in which a shift register can operate may be listed as,

- i) serial input serial output (SISO)
- ii) serial input parallel output (SIPO)
- iii) parallel in serial out (PISO)
- iv) parallel in parallel out (PIPO)


i) SISO (shift left mode): Fig. below shows the serial input serial output type register with shift left mode.  
Let us consider that all the FFs initially are in the reset condition. This means that i.e.  $Q_3 = Q_2 = Q_1 = Q_0 = 0$ . Let us illustrate the entry of a four bit binary no. 1111 into the register. When this is to be done, this number must be applied to  $D_n$  bit with the MSB bit applied first.



FF  $\rightarrow$  SISO (Shift Left Mode)


This means that the D<sub>in</sub> of F/F-0 i.e. D<sub>0</sub> is connected to serial data input D<sub>in</sub>. Also, output of F/F-0 i.e. Q<sub>0</sub> is connected to the D<sub>in</sub> of the next F/F i.e. D<sub>1</sub> and so on.

Working Operation: Before application of CLK pulse, let us consider that Q<sub>3</sub> Q<sub>2</sub> Q<sub>1</sub> Q<sub>0</sub> = 0000 and we apply MSB bit of the no. to be entered to D<sub>in</sub>. Therefore D<sub>in</sub> = D<sub>0</sub> = 1. Now we apply the clock. On the first falling edge of CLK, the F/F-0 is set and the stored word in the register will be Q<sub>3</sub> Q<sub>2</sub> Q<sub>1</sub> Q<sub>0</sub> = 0001




Then we apply the next bit to D<sub>in</sub>. Hence, D<sub>in</sub> = 1. As soon as the next -ve edge of the CLK hits, F/F-1 will set and the stored word will change to,

$$Q_3 Q_2 Q_1 Q_0 = 0011$$




Next output will get modified, Q<sub>3</sub> Q<sub>2</sub> Q<sub>1</sub> Q<sub>0</sub> = 0111.



Next o/p will get modified, Q<sub>3</sub> Q<sub>2</sub> Q<sub>1</sub> Q<sub>0</sub> = 1111




CLK




- Applications:
- i) Transmission of data from one place to another place in serial.
  - ii) It takes a longer time for serial transmission, since the time required to transmit one bit is equal to the time corresponding to one clock cycle.
  - iii) It is useful for long distance communication.


ii) Serial in Parallel out (SIPO): In this particular operation, (64) the data is entered serially and then taken out in parallel. This means that first the data is loaded bit by bit. The F/Fs are disabled as long as the loading is taking place. As soon as the loading is complete and all the F/Fs consist of their required data, the F/Fs are enabled so that all the loaded data is made available over all the output lines simultaneously. Also no. of CLK cycles required to load a four bit word is 4. Therefore, the speed of operation of SIPO mode will remain same as SISO.



iii) Parallel in Parallel out (PIPO): Fig below shows the parallel in parallel out mode of operation. The 4-bit binary input  $B_0, B_1, B_2, B_3$  is applied to the data inputs  $D_0, D_1, D_2$  and  $D_3$  respectively of the 4-F/Fs. As shown as -ve clk edge is applied, the binary bits will be loaded into the F/Fs simultaneously. The loaded bits will appear simultaneously to the output side. Only one clk pulse is essential to load all the bits.



iv) Parallel in serial out (PISO):- In this type of register, the bits are entered in parallel i.e. shown in fig. below. This circuit shows a 4-bit parallel input serial output register. Here the output of the previous F/F is connected to the input of the next one via a combinational circuit. The binary input word  $B_0, B_1, B_2$  &  $B_3$  is applied through the same combinational circuit. There are two modes in which this circuit can work namely shift mode or load mode.



Load Mode :- When the shift/load line is low(0), the AND gate 2, 4 & 6 becomes active. They will pass  $B_0, B_1, B_3$  bits to the corresponding F/Fs.

→ On the low going edge of clock, the binary inputs  $B_0, B_1, B_3$  will get loaded into the corresponding F/Fs. Thus parallel loading takes place.

Shift Mode :- When the shift/load line is high(1) than AND gate 2, 4 and 6 becomes inactive. Hence the parallel loading of the data becomes impossible. But the AND gates 1, 3 and 5 becomes inactive. Therefore the shifting of data from left to right bit by bit. Thus the parallel in serial out operation takes place.

Q2 Counters: - The digital circuit used for counting pulses is known as counter. It is a sequential circuit. Counter count the number of clock pulses. Hence with some modifications it can be used for measuring for a time period.


\* Types of counters :- Counters are basically of two types.

- i) Asynchronous Counter or ripple counters.
- ii) Synchronous counters.


⇒ In Asynchronous or ripple counters the external clock signal is applied to one flip flop and then o/p of preceding F/F is connected to the clock of next F/F.

⇒ In Synchronous counters all the F/Fs receive the external clock pulse simultaneously. Ring Counter and Johnson counter are the example of synchronous counters.


### Counters (Synchronous/Aynchronous)



i) Asynchronous UP counters:-





b) 3-bit Asynchronous Up Counter:-



CLK	F/F outputs	States	Decimal Equivalent
Initially	0 0 0	0	0
1 <sup>st</sup> (↑)	0 0 1	1	1
2 <sup>nd</sup> (↓)	0 1 0	2	2
3 <sup>rd</sup> (↑)	0 1 1	3	3
4 <sup>th</sup> (↓)	1 0 0	4	4
5 <sup>th</sup> (↑)	0 1 0	5	5
6 <sup>th</sup> (↓)	1 0 1	6	6
7 <sup>th</sup> (↑)	1 1 0	7	7
8 <sup>th</sup> (↓)	1 1 1	8	8
	0 0 0	9	0

c) 4-bit Asynchronous Up Counter:-





### iii) Up/ Down Counter :-


4) 3-bit Up/Down Ripple Counter :-

Truth Table

M	Inputs		Output Y
	Q	$\bar{Q}$	
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

$$Y = \bar{M} Q + M \bar{Q}$$


Logic diagram:-




3-bit up/down Ripple counter hence three FFs are required. For up/down, a mode control input is essential.

If  $M = 0$  up counting. So connect  $Q$  to CLK.

$M = 1$  Down counting. So connect  $\bar{Q}$  to CLK.




Block diagram



Logic diagram for combinational circuit

Now, the combinational circuit is connected between every pair of flip flops to obtain the 3-bit up/down counter as shown in fig. below.



Q. Design a mod-3 asynchronous counter using a 2-bit ripple counter.

Sol: Mod-3 counter is a counter having three states i.e. 00, 01 and 10. After 10 it will return back to its original state 00. The state diagram of the mod-3 counter is shown in fig. below.



Truth Table:-

	F/F outputs	Op of Reset logic Y
0	0	1
0	1	1
1	0	1
1	1	0

$$\frac{K-Map}{Q_B} \quad Q_B$$

$$Y = \bar{Q}_A + \bar{Q}_B = \overline{Q_A Q_B}$$

logic diagram:-





Fig. → Mod-3 counter using 2-bit ripple counter

Timing diagram:-




Counter output → 00 01 10 00 01

ii) Synchronous Counter: If the CLK pulses are applied to all the FFs in a counter simultaneously, then such a counter is called as synchronous counter.

a) 2-Bit Synchronous up Counter: A 2-bit or MOD-4 synchronous up counter is shown in fig. below.

logic 1



The  $J_A$  and  $K_A$  inputs of F/F(A) are connected to logic 1 so F/F A will work as a Toggle F/F.

The  $J_B$  and  $K_B$  inputs are connected to  $Q_A$ . Hence F/F-B will toggle if  $Q_A = 1$  and there won't be any

state change if  $Q_A = 0$ , at the instant of -ve CLK.

Operation: Initially let both the FFs be in the reset state,

$$Q_B Q_A = 00$$

→ After 1<sup>st</sup> -ve CLK edge: F/F-A will toggle and  $Q_A$  will change from 0 to 1.  
And at the instant of -ve CLK edge  $Q_A = 0 \therefore J_B = 1, K_B = 0$  hence F/F-B will not change . i.e

$$Q_B Q_A = 01$$

→ After 2<sup>nd</sup> -ve CLK edge: on the arrival of second -ve CLK edge, F/F-A toggles again and  $Q_A$  changes from 1 to 0. But at this instant  $Q_A$  was 1 so  $J_B = K_B = 1$  and F/F-B toggle. Thus  $Q_B$  changes from 0 to 1 i.e

$$Q_B Q_A = 10$$

Similarly for third falling CLK edge, F/F-A will toggle from 0 to 1 but there is no change of state for F/F-B. i.e


$$Q_B Q_A = 11$$

And for next -ve CLK edge F/F A will change from 1 to 0 and F/F-B will also change from 1 to 0 i.e

$$Q_B Q_A = 00$$

CLK	Counter Q/B	
	Q_B	Q_A
Initially	0	0
↓	0	1
↓	1	0
↓	1	1
↓	0	0


b) 3-bit Synchronous Binary Up Counter - 3-bit synchronous binary up counter shown in fig. below.



3-bit Synchronous binary counter

operation:-

- Initially  $\rightarrow Q_c Q_B Q_A = 000$
- 1<sup>st</sup> clock  $\rightarrow Q_c Q_B Q_A = 001$
- 2<sup>nd</sup> CLK  $\rightarrow Q_c Q_B Q_A = 010$
- 3<sup>rd</sup> CLK  $\rightarrow Q_c Q_B Q_A = 011$
- 4<sup>th</sup> CLK  $\rightarrow Q_c Q_B Q_A = 100$
- ...  
7<sup>th</sup> CLK  $\rightarrow Q_c Q_B Q_A = 111$
- 8<sup>th</sup> CLK  $\rightarrow Q_c Q_B Q_A = 000$



Design of Synchronous Counter:

- Step I  $\rightarrow$  Decide the number of FFs.
- Step II  $\rightarrow$  Write the excitation table of used FF.
- Step III  $\rightarrow$  Write the excitation table of counter.
- Step IV  $\rightarrow$  From the CKT excitation table write K-maps & obtain eqns.
- Step V  $\rightarrow$  Draw the logic diagram.

Q. Using any type of flip flop design a 4-bit synchronous counter that up counts in gray code.

Solu:

	PS	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>	NS	F/F	D <sub>A</sub>
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	1	0	1
0	0	1	1	0	0	0	1
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	0	0	0
0	1	0	0	1	0	0	0
0	1	0	1	1	1	1	0
0	1	1	0	1	1	1	0
0	1	1	1	1	1	1	1
1	0	0	0	1	0	1	0
1	0	0	1	0	1	1	0
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	1
1	1	0	0	1	0	0	0
1	1	0	1	0	1	0	1
1	1	1	0	0	0	0	0
1	1	1	1	0	0	0	0
1	1	0	0	1	1	1	0
1	1	0	1	1	1	1	1
1	1	1	0	1	1	1	1
1	1	1	1	1	1	1	1

K-Map L:

	Q <sub>B</sub> Q <sub>A</sub>	00	01	11	10
0	00	0	0	0	0
0	01	1	1	1	1
0	11	1	1	1	1
0	10	1	1	1	1

	Q <sub>B</sub> Q <sub>A</sub>	00	01	11	10
1	00	0	0	0	0
1	01	1	1	1	1
1	11	1	1	1	1
1	10	1	1	1	1

	Q <sub>B</sub> Q <sub>A</sub>	00	01	11	10
2	00	0	0	0	0
2	01	1	1	1	1
2	11	1	1	1	1
2	10	1	1	1	1

	Q <sub>B</sub> Q <sub>A</sub>	00	01	11	10
3	00	0	0	0	0
3	01	1	1	1	1
3	11	1	1	1	1
3	10	1	1	1	1


$$D_C = \overline{Q_B} \overline{Q_A} + Q_C \overline{Q_B} + Q_C Q_A \\ = \overline{Q_A} Q_B + Q_A (Q_B + Q_A)$$

$$D_A = \overline{Q_B} (Q_B + Q_A) + Q_B Q_A$$


$$D_B = Q_B Q_D + Q_B Q_C + \overline{Q_B} Q_C + \overline{Q_B} Q_D$$

$$D_A = \overline{Q_B} \overline{Q_D} + Q_B \overline{Q_D} + \overline{Q_B} Q_D + Q_B Q_D$$

Logic diagram:-




Q. Implement the state transition diagram shown in fig below. using T F/F.



Q. Design a synchronous counter using JK F/F from the following sequence.

A	0	-	-	0	0	0
B	0	-	-	-	-	0
C	0	-	0	-	0	0
	0	-	0	0	0	0




\* Excitation table of used F/F (JK) :-

PS ( $Q_n$ )	NS ( $Q_{n+1}$ )	J	K
0	0	0	X
0	1	1	X
1	0	0	1
1	1	1	X


\* Circuit excitation table :-

	$P_S$	$Q_B$	$Q_C$	$Q_{A+1}$	$Q_{B+1}$	$NS$	$J_A$	$K_A$	$J_B$	$K_B$	$J_C$	$K_C$
0	0	0	1	0	1	0	1	x	0	x	1	x
0	0	1	0	0	0	0	0	0	x	0	x	1
0	1	0	0	0	0	0	0	0	x	1	0	x
0	1	1	0	1	0	0	0	0	x	0	x	1
1	0	0	0	0	0	0	x	1	0	x	0	x
1	0	1	1	1	1	1	0	x	0	1	x	1
1	1	1	0	1	1	1	x	0	x	0	1	x
1	1	1	1	1	1	1	x	0	x	0	x	0

\* K-Map :-



\* Logic circuit diagram:-



### Semiconductor Memories

Introduction: Any system which process digital data needs a facility for storing the unprocessed partially processed and completely processed data. A subsystem of such digital processing system which can store all the above mentioned data is called as memory. Earlier the memory used to be in the form of a magnetic type. But now a days we use semiconductor memories of various types and size.

Advantages of Semiconductor Memory: The main advantages of

Semiconductor memories are;

- i) Small size
- ii) High speed
- iii) Better reliability
- iv) Low cost

v) Easy of expansion of memory size

Block Diagram of a Memory Device: Fig below shows the block diagram of a memory device. There are three types of inputs to an  $M \times N$  memory device namely, i) Address input lines ii) Data input lines iii) Control inputs.


And there are N number of data output lines.

Data Inputs: There are N number of data input lines. The data to be stored is put on these lines word by word with each word N-bit long. Data lines are also called as Data bus.

Address Inputs: There are P number of address input lines. These lines are used to specify the address of the required memory location, for reading the already stored data or writing a new data.

To access any one of the M possible locations, we need P address lines such that  $2^P = M$ .

For example if  $M=8$  then  $P=3$ . So we need 3 address lines to have 8 different combinations from 000 to 111. So address is specified in the binary form.




Block diagram of Memory device

**Data output lines:** The data available in the selected memory location can be "read" on the data output lines. The number of data lines is  $N$  i.e. equal to the number of bits per word. The output data lines are also called as output data bus. The Input and output data buses are unidirectional. That means the data flows ~~here~~ only in one direction.

**Control lines:** The control lines include the read/write line and the chip select line (which acts as the enable input). The bidirectional bus is used as input data bus for some specific time when input data is to be loaded into memory (write operation). And it is used as output data bus for specific time when the stored data is to be read (read operation).

#### Classification based on principle of operation:-




\* **Sequential Memories:** The examples of sequential memory are magnetic tape audio/video. In sequential memories the memory locations are organized in a sequence. These memories further classified into two types,  
 i) Shift registers  
 ii) Charge coupled devices (CCD)

\* **Random Access Memory (RAM):** Random access memory is also called as read write memory (RAM). The memory locations in this type of memory are organized in such a way that the access time required for accessing

## UNIT - I<sup>ST</sup>


### DC circuit Analysis

⇒ Concept of circuit: Circuit is an electrical configuration in which various components such as resistors, capacitors, inductors etc. and voltage or current sources are electrically connected to each other.



\* Open circuit: Two points in a circuit are said to be open circuited if there is no circuit element or direct connection b/w them. An open circuit exists b/w points A and B as shown in fig. (a) below.

\* Short circuit: Two points in a circuit are said to be short circuited when they are connected to each other by a wire. Point A and B are short circuited as shown in fig. (b) below.




Fig(a)

Fig(b)

⇒ Active and Passive Elements: The circuit elements can be divided into two categories

i) Active Elements      ii) Passive Elements.

i) Active elements: An independent voltage or current source which can absorb or deliver energy are known as the active elements. The independent voltage or current source is shown in fig (c) below.



Example

ii) Passive Elements: The CKT elements which can not generate energy are known as the passive elements. The ex. of passive elements are

- a) Resistors
- b) Capacitors
- c) Inductors.

a) Resistance (R): Resistance of a material is defined as the opposition to flow of current. It is measured in ohm ( $\Omega$ ). Resistance of metals is small that means they are good conductors of electric current. Certain materials like plastic, wood, glass do not allow the current to pass through them easily, hence they are called as bad conductors or insulators.

The mathematical expression, 
$$R = \rho \frac{l}{A}$$

Here,  
 $\rho$  = Resistivity of a material  
 $l$  = length of the conductor  
 $A$  = cross-sectional area.

\* Resistivity ( $\rho$ ): The resistivity is also called as specific resistance and it is denoted by  $\rho$  (ohm). Its unit is  $\Omega\text{-m}$ .


\* Conductance (G): The conductance is defined as the reciprocal of resistance. It is denoted by  $G$  and the unit of  $G$  is  $\Omega^{-1}$  or siemens. i.e

$$\text{conductance}(G) = \frac{1}{R}$$

(b) Capacitors: Capacitor is having the ability of storing electrical energy and this ability of storing a charge is known as capacitance. All capacitors consists of two parallel conducting plates separated by an insulating material known as dielectric. Capacitance may be defined as the amount of charge required to develop a 1 volt potential difference b/w its plates and the unit of this capacitance is Farad. i.e

$$C = \frac{Q}{V}$$

- \* Dielectric Materials:
  - i) Mica, glass
  - ii) Paper & metallized paper
  - iii) High permittivity ceramic etc



dielectric

paper

symbol

\* Resistance of a capacitor: A capacitor opposes to the flow of current in the ac ckt. It is called as reactance. The reactance of a capacitor is denoted by  $X_C$  and it is expressed as,

$$X_C = \frac{1}{2\pi f C}$$

Its value decreasing with increasing in  $f$ .

c) Inductors: An inductor is a coil that oppose any change in current. Inductor or coils probably vary more in design than any other component. When the current or magnetic field changes there e.m.f. is induced in the ckt. This induced emf is directly proportional to

Fig. below shows the basic construction of an inductor coil in which a copper wire is wound on IRON core.

~~Fig.~~ Some important factors at which inductance of coil depends.

i) If the no. of turns increases then inductance increases b/c more voltage can be induced.

ii) If the area of each turn increases then the value of the inductance again increases.

iii) If the length of the same no. of turns increases then the value of inductance decreases.

Fig.

Inductor

Fig.  
electic

- Q1. What are the main elements of the communication system. Explain and why modulation is required for transmission of the signals.
- Q2. A multiple-tone modulating signal  $f(t)$ , consisting of two frequency components is given by  $f(t) = E_1 \cos(\omega_1 t) + E_2 \cos(\omega_2 t)$  where  $\omega_2 > \omega_1$  and  $E_1 > E_2$ . The signal  $f(t)$  modulates a carrier  $e_c = E_c \cos(\omega_c t)$
- Draw the expression for AM wave
  - Draw a single sided spectrum and find the bandwidth of AM wave
- Q3. An AM wave is generated by the modulating the carrier of frequency  $f_c = 800\text{kHz}$  by the message signal  $m(t) = 5 \cos(2000\pi t) + 5 \cos(4000\pi t)$ . The AM wave is  $s(t) = 100[1 + m(t)] \cdot \cos(8\pi f_c t)$ .
- Determine the spectrum of the AM signal.
  - Determine the average power in the carrier and in the side bands.
- Q4. Determine the average power in the carrier and in the side bands of a modulator using the method of FM.
- Q5. Explain the working of a modulator for generating FM. Draw mathematical expression showing suitable diagram.
- Q6. What do you mean by DSB-SC. Prove that the balance modulator produces an output consisting of sidebands only with the carrier removed.
- Q7. A 107.6 MHz carrier signal antenna current of an AM transmitter is 8A if only the carrier is sent, but it increase to 8.93 A if the carrier is modulated by a single sinusoidal wave. Determine the percentage modulation. Also find the antenna current if the percentage of modulation changes to 0.8.
- Q8. A carrier which attains a peak voltage of 5V has a fm of 100 kHz. This carrier is FM by a sinusoidal waveform of  $f_{\text{d}} = 2\text{kHz}$  to such an extent that for a deviation from carrier fm is 75 kHz. The modulated waveform passes through zero as is increasing at time  $t=0$ . Redraw the expression for modulated carrier waveform.

Q1. Convert the following numbers into binary numbers.

i)  $(26,355)_{10}$  ii)  $(135,325)_{10}$  iii)  $(563,329)_{10}$

Q2. Perform following binary operation using 1's and 0's complement:

i)  $(1010)_2 - (0101)_2$  ii)  $(1001)_2 - (1101)_2$

Q3. i) Perform  $(54)_{10} - (32)_{10}$  in BCD using 10's complement method.

ii) Simplify the expression  $Y = \overline{(\overline{AB} + \overline{A} + AB)}$ .

Q4. i) Realize the expression using only NOR gates.  $Y = (ABC + \overline{B}\overline{C}) \cdot C$

ii) Realize the expression using only NAND gates.  $Y = (AB + BC) \cdot C$

Q5. Simplify the following boolean expression using K-map and verify it using the Quine-McCluskey method.

$$F(A, B, C, D) = \sum m(1, 5, 6, 12, 13, 14) + d(2, 4)$$

Ans: