TE/Con/SemVI/Rev

AMP (REVISED COURSE) Con. 5550-10.

137 : 2ndhf10Bmk

(a) IDE

(b) VESA

(c) EISA

(d) USB.

5

5

5

(3 Hours)

[Total Marks : 100

		(3 Hours) [Total Marks:	100
	N.B.	 (1) Question No. 1 is compulsory. (2) Attempt any four questions out of remaining six question. (3) Each question having 20 marks. 	
1.	(a) (b) (c)	Explain Intel's Net Burst Micro-architechture with neat schematic. Explain the protection mechanism of X86 intel family microprocessor. Explain how the Linear Pipelining Working.	10 10 10
2.	(a) (b) · (c)	Differentiate between real mode and protected mode of X86 family. State and explain operating modes of X86 family of processor. Show the mode transition diagram highlighting important features. Explain segment translation mechanism of X86 processor with flow chart. Also explain segment descriptor field.	10 10 10
3. \	(a) (b) (c)	Explain different stages of integer pipeline and floating point pipeline of Pentium Processor. Explain Cache organisation of Pentium. Explain with block diagram how superscalar operation is carried out in pentium processor.	$\mathbf{)}_{10}$
4.		Write the features of Pentium IV processor. Explain Itanium processor with respect to instruction format, core pipeline stages and the functionality. Explain the architecture of Super SPARC microprocessor with the help of neat diagram.	10 10
5.	(b) (c)	Data type supported by SPARC. Register file of SPARC architecture. Write short note on Ultra SPARC Processor. Branch Prediction Logic.	5 5 5 5
6.	(b)	Explain EFAG bits of pentium. Explain the state transition diagram for pentium processor bus cycle. Differentiated RISC and CISC.	10 10 10
7.	Write short notes on following :—		