
Subject: - IoT. (Internet of Things). SOC Products: LA FPGA LA GPU LA APU La compute Units. FPGA: (Field Programmable Gate Array): -> capable of reconfiguring the h/w to meet user req. -> contain CLBs (configurable Logic Blocks) and a set of programmable interconnects. any circuit from simple logic gates to complex functions can be implemented. -> Full Soc containing multiple processors can be put on single FPGA device. Features of FPGA:--> Hardware Prototyping (simulation) -> Hardware acceleration Space Avionics (Update, fix bugs without phy-Neural Networks (accelerate matrix multiplicat") FPGA . sensor Head Comm? control lerk controller controller C Sensor Image Ex+. PCA alojo. controller Controller Memory



* Uses of GPU: - rendering graphics in 2D and 3D. 4 for gaming > higher resolution, faster frame rates. - virtual streaming and enhance livestream & editing & -> support large displays -> high computational capability ML. - incredible acaleration in workload. # APU (Accelerated Processing Unit): -> comb of CPU and GPU on a single chip. -> can handle both general computing and graphics related task. -> lower cost. low power consumption. - used in laptops to increase Power factor (form) small space - small power consumption. * Uses of APU:--> Budget gaming PCS -> e.g. AMD's Ryzen series . Intel come with graphis Compute Units. similar to host groups. added feature of granularity allow to construct clusterwise structure. useful for commo intensive parallel jobs. encode cluster n/w topology. help in I n/w lateray.

				-1
*	Uses	of compute (anits:	
-		he queue.		
->			nich jobs from queue	0
	nun.		J. J. J. J. Gaene	can be
	consider.		Lan Crimmer's Southing	4
#	Differ	rentiate between	een GPU and FPGA.	ALC: NO TO
1.11.11.2	-	The same before	ins teneral courses and	Par I I
1. 1.	TO STATE OF		FPGA.	200
No of a	ores	High	High.	
Serial/Par		Parallel	Parallel	
CIK free	91	High	Low	
Dev. time	1	Avg.	Long.	
Power et	ff.	Low	High.	en la
Portabil	ity	Less challenging	challenging	
			The Coaks history	
		1 1000	CONTRACT (VO!	
(3000) 40		SELECT CONTRACTOR	of the countries of layer	
-			Od (Land) - Other Manne	
1				
1			1833 Arristed Tophus	
Marie 11		BEST L'ESTE	Cartine Tologram This	
MINE				
			The state of the s	14 181
1	44	250	min tour of validate	F- 1879
		and restlec	the survey of the best of the survey of the	
300				
			Uld Jacobson at Lysten	the ball
		the rellevantion of	what Commerce and Marine	60 1
		the rellevantion of	total Princes and Market	60 11

	# ARM8 Architechture:
*	overview of ARM8
	1) Part of ARM family
300	Ly Part of ARM family
	Aav. Risc Macinis
	L) 32 bit microprocessor.
	Ly Very low power consumption.
	Is list sexformance:
	1) Reduced Inst" Set Computer (RISC) Arch.
al reco	La simple inst ⁿ mechanism.
341	La fully static (Mos implementation. (A clock speed)
	4 Inclusion of branch predicting prefetch unit.
	1) user optimizable.
Jan .	4) Provides fast on-chip memory.
de arm	Ly 32 bit address bus
	# ARM-8 Instruction Set:-
	- 11 tupes of basic instructions.
	-) Data operation inst
4-31	-> Data transfer and control (3)
us mesa	-> flow, prévilege, system control inst° (3)
	-> co-processor control inst" (3)
- Y -	deball systembround for
*	
	-> straightforward to use
	3 good for compilers.
	-> employs pretetch buffer, inst" and data pipelining.
100	Multitasking when Inst? 3 is executing
067	Fetch Devode Execute
	Inst [®] 2
	Inst. 2
	Inst ⁿ 4.
	vead/

0

0

ARM-8 Architechture:-

- -> consists of a core and a Prefetch Unit.
- Inst" on each cycle.

* ARM 8 Prefetch Unit:

- -> prefetches and buffers instruction.
- -> makes use of extra bandwidth.
- -> makes use of extra bandwidth.

 -> decides the if the branch will be taken or not.

 -> If a branch is predicted, taken then its

 -> loct address is calculated. dest" address is calculated.
- -> further inst are fetched from there.
- -> some branches can not be predicted and in that case, prefetch unit becomes empty.

* ARM8 core:

- extension of data pipeline
- -> 5 stage pipeline.
- -) adder and shifter operate in parallel.
- -> bigger multiplier operates on 8 bits per cycle.

** Programmer's Model.

1) Hardware configurations Lo Big & Little Endian Memory.


Little Endian format:-

- The lowest numbered byte in a word is considered LSB of the word and highest no. byte

the	1 1051	214111	7)]						
Higher Add.	3)	724		16	15	8	7	D	word	Add.
1	11		10		9		9	-	- 8	
	7		6		5		4		4	
Lower add.	3		2		1		0		0	
								ر حا		GR)

format :-Big-endian significant byte is most lowest add. MSB 5 6 3 2 0

3



0

(C)

	ARM8 consists	of following blocks:
2013	Support Principles	THE PERSON OF STREET, SAME PROPERTY.
0	ARM 8 core 7	-> Reg. devode & control logic
		-> Reg. Bank
		-> Multiplier
		-> Write data pipeline
		-> Shifter/ALU.
		PSRS
	F155-W131-711-W1	-) coprocessors.
		- Address buffer.
2)	Profetch Unit	-> Instruction FIFO
7	pacieica om	PC FIFO
		Lo PC Incrementer.
- 1		
*	Operating mo	des -
	-> Supports	byte (8 bits), half word (16 bit)
		rd (32 bits) data types.
	7 modes of a	
	Mode	Description. State
D	User Mode (Usr) normal program execution
2) FIQ mode	used for fast (high priority)
		interrupt handling.
3	3) IRa mode	interrupt handling. used for gen. purpose reg.
	, , ,	handling.
) supervisor mod	
2) System Mode	privileged user mode for 0.5.
	9 Abort Mode 7) Undefined	After data / inst" prefeten
	T) Underined	entered when an undef.
		inst" is executed.

Intro to Raspberry Pi. high performance, low cost micro controller. key features :-Dual ARM Cortex-Mo 2) 264 KB of on-chip SRAM in 6 banks. 3) 16 MB off chip mem. support. DMA controller 5) Fully connected AHB crossbar. (Adv. High Perf. Bus) Interpolator and integer divider peripherals. 2) On-chip programmable Low Drop Out (120) reg. to generate core voltage. 2 on-chip PLLS. 9) 30 GP10 pins (4 can be used as analog 1/P) 10) Peripherals > 2 UARTS (Universal Asynch. Receive, transmitter). 2 SPI controllers -> 2 I2C controllers. o 16 PWM channels. > 8 PIO state machines (Prog.) # Raspberry - Pi Hardware :-> Internal SRAM for code | data Storage. 264 KB -> 6 banks. DMA controller for data transfer op". GP10 pins with various logic fun can be driven directly. dedicated hardware for specific functions (SPI, IZC, UAR) Plo controller for various Ilo functions. USB controller. 4 APC 1/Ps. -> An internal voltage reg.

0

	A CONTRACT OF THE PROPERTY OF THE PARTY OF T
*	Prepare Rasp- Pi for programming -
0	Install the O.S. (Raspbian with desktop).
2)	Configure Pi. (basic Steps on terminal).
3)	Run the config tool.
4	D'change User Pwd.
	2) Network options
Profes	3) Boot options
31	4) Localization options
1000	5) Interfacing options
	6) overclock
	7) Advanced options
	8) Update
3	9) About R-Pi.
L	Use Python 3.
0	Install PIP
	Dinte program.
	D) connect hardware as per requirement.
	8) Run the program.
4	Intro to Node is -
	Lopen source, runtime javascript environments
	Lyapp runs in a single process
	Li serverside platform
SERVE.	all beautifully what survivors when they divide to the
	Features of node js:-
CH-NET	-> Asynchronous and event driven
	→ Very fast.
	-> single threaded but highly scalable.
	→ No buffering
	-> Licence.


on sporter browster in a

Raspberry - PI Imerfaces: D UART: - (Universal Asynchronous Receiver/Tx). - Used as serial console. - WART TX-GP1014 UART RX-GP1015 - R-Pi has 2 UARTS. GP10 :-3) I2C --It is a protocol for communicating with low speed peripherals. R SDA SCL. T2C Peripheral P3. controller R-Pi may have I or 2 I2C buses. each bus has an I2c central connected to 2 bidirectional lines. SDA - Serial data line (SDA) 3CL > Serial data clock. -> These lines are connected to 4P10 pins. - It is possible to connect multiple I2C devices (ADC, LCD, Sensors etc). to I2C. -> each device on I2C must have unique address. -> R-Pi supports 7 bit add. 128 unique devices can be connected.

-

SPI -

serial Peripheral Interface (SPI) is a full deplex gerial protocol for communicating with high-speed peripherals.



can drive 2 devices.

- D apro 11 (scik) -> serial clock signal to Lynchronize communications.
- 2) GPIO 10 (SPIO_SDO) Outputs data to SPI

peripoeral device.

- 3) GPIO 9 (SPIO-SDI) -> receives data from SPI perio
- D apio 8 (SPIO_CEO) → enables first SPI dev.
- 5) GPIO7 (SPIO-CEI) -> enables Other SPI dev.

SPI on NIW R-Pi supports:-

-) Mode 0, 1, 2,3
- 2) 8 bits per word.
- 3) Data speeds (H2) > 0.5 M, IM, 2M, 4M, 8M, 16M, 32M.

Mo	ge . Whor	CPAIA	Commence Commence
0	6	0	& scik, active cs
1	0	1	7 3CIK
2	1	0	1 sclk, active cs
3	1	1	V ScIK.