



Biasing circuit for inverter



Comparison Block



CLK_{master}

Delay Block

CLK_{SAR}