



# Hardware Description Language

by

**Dr. Dubacharla Gyaneshwar**

Department of Computer Science and Engineering  
Indian Institute of Information Technology Raichur (IIIT-R)

R slot – EE121 – 2 credit course


# Evaluation Breakdown

- Evaluation Criteria:
  - 80% Attendance or more: 5% (\*)*
  - 1 Quiz: 25% --- completed*
  - Lab-exam/practical/project: 20% -- will be given in this week*
  - End-course: 40%*
  - Assignments: 10% (\*) – part 1 is done and part 2 will be given*
- Dates of the exams or any changes will be notified in advance in class or through an email.

# HDL - Design Flow

Hardware description languages need the ability to

- Describe
- Simulate at
  - Behavioural
  - Structural
  - and mixed
- level.
- and to synthesize (structure from behaviour).
- Timing
- Concurrency
- Hardware Simulation process which involves:
  - Analysis
  - Elaboration
  - and Simulation
- Simulation proceeds in two distinct phases
  - Signal update
  - Selective re-simulation




Dr. Dubacharla Gyaneshwar *Figure 1-1 Typical Design Flow*

# Hardware Description Languages (HDLs)

Hardware Description Languages are used for:

- Description of
  - Interfaces
  - Behaviour
  - Structure
- Test Benches
- Synthesis



## Languages:


- **Verilog** – created in 1984 by Philip Moorby of Gateway Design Automation (merged with Cadence)
  - IEEE Standard 1364-1995/2001/2005
  - Based on the C language
  - Verilog-AMS – analog & mixed-signal extensions
  - IEEE Std. 1800-2012 “System Verilog” – Unified hardware design, spec, verification
- **VHDL** = VHSIC Hardware Description Language  
(VHSIC = Very High Speed Integrated Circuits)
  - Developed by DOD from 1983 – based on ADA language
  - IEEE Standard 1076-1987/1993/2002/2008
  - VHDL-AMS supports analog & mixed-signal extensions

# Different levels

## Different Levels of Abstraction in Verilog HDL

- **Gate-Level modeling:**

- Verilog HDL supports built-in primitive gates modeling.



- **Dataflow modeling:**

- Mainly used to describe combinational circuits. The basic mechanism used is the continuous assignment.

```
assign [delay] LHS_net = RHS_expression;
```

- **Behavioral modeling:**

- Used to describe complex circuits (primarily sequential). Mechanisms: **initial** and **always** statements.

**Behavioral: describes what should be done in a module**

- module contents are C-like assignment statements, loops

- **Structural** connects components hierarchically.
- **Dataflow** uses concurrent signal assignment.
- **Behavioral** uses a process block to describe logic behavior.
- Boolean expressions and continuous assignments

# HDL Modeling styles

- In HDL like Verilog and VHDL, there are three primary modeling styles used to describe digital circuits:

- **Gate-Level/Structural Modeling**

- *The lowest-level abstraction in HDL, where circuits are described using basic logic gates like AND, OR, NOT, NAND, etc.*
  - *Uses primitive gate instantiations (built-in gate primitives in Verilog).*
  - *Similar to drawing a circuit using actual gates in a schematic.*
  - Best suited for: *Understanding hardware behavior at the fundamental level.*
  - Limitations: *Tedious for complex designs.*

```
module AND_Gate (output Y, input A, B);
    and G1(Y, A, B); // Using Verilog's built-in AND gate
endmodule
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity AND_Gate_Structural is
    Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
           Y : out STD_LOGIC);
end AND_Gate_Structural;

architecture Structural of AND_Gate_Structural is
    component AND_Gate
        Port ( A : in STD_LOGIC;
               B : in STD_LOGIC;
               Y : out STD_LOGIC);
    end component;
begin
    U1: AND_Gate port map(A => A, B => B, Y => Y);
end Structural;
```

# HDL Modeling styles

- In HDL like Verilog and VHDL, there are three primary modeling styles used to describe digital circuits:

- **Dataflow Modeling**

- Uses Boolean expressions and continuous assignments (`assign`) to describe the circuit's functionality.
  - More abstract than gate-level modeling but still closely tied to the circuit's logic.
  - Uses `assign` in Verilog or concurrent signal assignments in VHDL.
  - Best suited for: Designs that can be described using simple equations, such as adders, multiplexers, etc.
  - Limitations: Does not describe sequential circuits like flip-flops directly.

```
module AND_Gate (output Y, input A, B);
    assign Y = A & B; // Boolean expression for AND gate
endmodule
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity AND_Gate_Dataflow is
    Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
           Y : out STD_LOGIC);
end AND_Gate_Dataflow;

architecture Dataflow of AND_Gate_Dataflow is
begin
    Y <= A AND B; -- Dataflow expression
end Dataflow;
```

# HDL Modeling styles

- In HDL like Verilog and VHDL, there are three primary modeling styles used to describe digital circuits:

- ❑ ***Behavioral Modeling***

- ❑ *The highest level of abstraction, describing what the circuit does rather than how it is implemented.*
  - ❑ *Uses procedural blocks (always, initial), conditional statements (if, case), and loops.*
  - ❑ *Allows designing complex circuits like FSMs, ALUs, and processors.*
  - ❑ *Best suited for:* *Complex logic, sequential circuits, and algorithmic design.*
  - ❑ *Limitations:* *May not be directly synthesizable in some cases.*


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity AND_Gate_Behavioral is
    Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
           Y : out STD_LOGIC);
end AND_Gate_Behavioral;



architecture Behavioral of AND_Gate_Behavioral is
begin
    process(A, B)
    begin
        if (A = '1' and B = '1') then
            Y <= '1';
        else
            Y <= '0';
        end if;
    end process;
end Behavioral;
```

```
module AND_Gate (output reg Y, input A, B);
    always @(*) begin
        Y = A & B; // Using procedural block
    end
endmodule
```


# Fundamental Blocks in Digital Circuits



## Combinational & Sequential Circuit



# Combinational circuits



Block diagram of a combinational circuit


- Binary Adders
- Binary Subtractors
- Multiplexers (MUX)
- Demultiplexers (DEMUX)
- Encoders
- Decoders
- Comparators

**Example :** Design a combinational logic circuit with three inputs , the output is at logic 1 when more than one inputs are at logic 1.

Truth table

Inputs			Output
A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


K map Simplification



Boolean Expression

$$Y=AC + BC + AB$$

Logic Diagram



# Combinational circuits


**Block diagram of Half adder**




**Truth table of Half adder**

Inputs		Outputs	
A	B	Carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

**K-map simplification**




**Logic diagram**




**Truth table**

Inputs			Outputs	
A	B	Cin	Cout	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




**K-map simplifications**


For Sum




$$\text{Sum} = \bar{A}\bar{B}\bar{C}_{\text{in}} + \bar{A}B\bar{C}_{\text{in}} + \bar{A}B\bar{C}_{\text{in}} + ABC_{\text{in}}$$



For Cout



$$\text{Cout} = AB + BC_{\text{in}} + AC_{\text{in}}$$




# Combinational circuits

Truth table of Half adder

Inputs		Outputs	
A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


K-map for Difference and Borrow

For Difference






$$\text{Difference} = A\bar{B} + \bar{A}B = A \oplus B$$

For Borrow



$$\text{Borrow} = \bar{A}\bar{B}$$


Logic Diagram




Truth table

Inputs			Outputs	
A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-map for D and Bout




$$D = \bar{A}BB_{in} + \bar{A}B\bar{B}_{in} + A\bar{B}B_{in} + AB\bar{B}_{in}$$



$$Bout = \bar{A}B_{in} + \bar{A}B + BB_{in}$$

Logic Diagram



# Combinational circuits


## Multiplexer (Mux)

Multiplexer is a combinational circuit that selects binary information from one of many inputs and directs it into single output.

The selection of particular input is controlled by a set of selection line

Multiplexer has  $2^n$  inputs, n select line (control input) and one output

It also called as Data selector




Truth Table

S <sub>0</sub>	I <sub>0</sub>	I <sub>1</sub>	Y
0	0	X	0
0	1	X	1
1	X	0	0
1	X	1	1

2 to 1 Multiplexer

has  $2^1$  inputs, 1 select line and one output

Circuit diagram




# Combinational circuits

## Multiplexer (Mux)

### 4 to 1 MUX

4 to 1 MUX has  $2^2 = 4$  inputs, 2 select line and one output


A	B	Z
0	0	I <sub>0</sub>
0	1	I <sub>1</sub>
1	0	I <sub>2</sub>
1	1	I <sub>3</sub>



$$Z = A'B'I_0 + A'B'I_1 + A'BI_2 + AB'I_3$$

### 8 to1 MUX

8 to1 MUX has  $2^3 = 8$  inputs, 3 select line and one output



# Combinational circuits


## Demultiplexer (DEMUX)

Demultiplexer has  $2^n$  outputs , n select lines, one input.


A demultiplexer is also called a data distributor.

### 1-to-2 demultiplexer

has  $2^2$  outputs , 2 select lines, one input.



Logic diagram




The truth table

Select	Input	Outputs	
S	D	$Y_1$	$Y_0$
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0

### 1-to-4 Demultiplexer

It has one input,2 select lines,4 outputs



### Truth table:


Data Input	Select Inputs		Outputs			
	S <sub>1</sub>	S <sub>0</sub>	$Y_3$	$Y_2$	$Y_1$	$Y_0$
D	0	0	0	0	0	D
D	0	1	0	0	D	0
D	1	0	0	D	0	0
D	1	1	D	0	0	0

$$Y_0 = \overline{S_1} \overline{S_0} D$$

$$Y_1 = \overline{S_1} S_0 D$$

$$Y_2 = S_1 \overline{S_0} D$$

$$Y_3 = S_1 S_0 D$$



# Combinational circuits


## Demultiplexer (DEMUX)

1-to-8 Demultiplexer

Has one input

3-select lines

8-outputs



Truth table:

Data Input	Select Inputs			Outputs								
	D	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y <sub>7</sub>	Y <sub>6</sub>	Y <sub>5</sub>	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>
D	0	0	0	0	0	0	0	0	0	0	0	D
D	0	0	1	0	0	0	0	0	0	0	D	0
D	0	1	0	0	0	0	0	0	0	D	0	0
D	0	1	1	0	0	0	0	0	D	0	0	0
D	1	0	0	0	0	0	0	D	0	0	0	0
D	1	0	1	0	0	D	0	0	0	0	0	0
D	1	1	0	0	D	0	0	0	0	0	0	0
D	1	1	1	D	0	0	0	0	0	0	0	0

$$Y_0 = D \bar{S}_2 \bar{S}_1 \bar{S}_0$$

$$Y_5 = D S_2 \bar{S}_1 S_0$$

$$Y_1 = D \bar{S}_2 \bar{S}_1 S_0$$

$$Y_6 = D S_2 S_1 \bar{S}_0$$


$$Y_2 = D \bar{S}_2 S_1 \bar{S}_0$$

$$Y_7 = D S_2 S_1 S_0$$

$$Y_3 = D \bar{S}_2 S_1 S_0$$

$$Y_4 = D S_2 \bar{S}_1 \bar{S}_0$$

Logic diagram:



# Combinational circuits



## Demultiplexer (DEMUX)

### 1-to-8 Demultiplexer

Has one input

3-select lines

8-outputs




# Combinational circuits

## Encoders




Encoders is a combinational circuit which takes  $2^N$  inputs and gives out N outputs, the enable pin should be kept 1 for enabling the circuit.

### 4 to 2 Encoder

It has  $2^2$  inputs and 2 outputs.



$Y_0$	$Y_1$	$Y_2$	$Y_3$	A	B
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1




# Combinational circuits

## Decoder

Decoder is a combinational circuit.

It has N inputs and  $2^N$  outputs.





A	D <sub>0</sub>	D <sub>1</sub>
0	1	0
1	0	1

“Truth table”

From the truth table:-

$$D_0 = \bar{A}$$

$$D_1 = A$$



- **Uses:**

- *Address Decoding in Memory Systems*
- *Digital Display Systems*
- *Multiplexing and Demultiplexing*
- *Control Units in Microprocessors*
- *IoT Devices*
- *Security and Authentication Systems*
- *Analog-to-Digital Conversion*
- *Robotics and Automation*


# Combinational circuits

## Decoder

## 2 to 4 Decoder

It has 2 inputs and  $2^2 = 4$  outputs.


## Circuit Diagram



## Truth Table

A	B	$Z_0$	$Z_1$	$Z_2$	$Z_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

## Logic Diagram




# Combinational circuits

## Decoder

### 2 to 4 Decoder with Enable input

Circuit Diagram




Truth Table

En	A	B	$Z_0$	$Z_1$	$Z_2$	$Z_3$
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	x	x	0	0	0	0

enabled  
disabled

Logic Diagram




# Combinational circuits

## Decoder

### 3 to 8 Decoder


Circuit Diagram



Truth Table




Inputs				Outputs							
EN	A	B	C	$y_7$	$y_6$	$y_5$	$y_4$	$y_3$	$y_2$	$y_1$	$y_0$
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0

Logic Diagram



# Sequential circuits

- **Memory-Based:** Sequential circuits store past inputs using memory elements like flip-flops, enabling time-dependent behaviour.
- **Clock-Driven:** They rely on a clock signal to synchronize state changes, ensuring orderly and predictable operation.
- **State Dependency:** Sequential circuits rely on memory to store past states and are time-dependent, while combinational circuits are stateless and depend solely on current inputs for their outputs.




# Comparison

➤ Feature	➤ Combinational Circuits	➤ Sequential Circuits
<b>Dependency</b>	Outputs depend only on current inputs.	Outputs depend on current inputs and past states.
<b>Memory</b>	No memory elements (stateless).	Requires memory elements (stateful).
<b>Clock Requirement</b>	Operates without a clock.	Requires a clock signal for state changes.
<b>Examples</b>	<ul style="list-style-type: none"><li>Basic Logic Gates: AND, OR, NOT.</li><li>Adders: Half Adder, Full Adder.</li><li>Subtractor: Half Subtractor, Full Subtractor.</li><li>Encoders and Decoders.</li><li>Multiplexers (MUX) and Demultiplexers (DEMUX).</li><li>Comparators and Parity Generators.</li></ul>	<ul style="list-style-type: none"><li>Flip-Flops: SR, D, JK, T Flip-Flops.</li><li>Counters: Ripple Counter, Synchronous Counter, Up/Down Counter.</li><li>Registers: Shift Registers, Parallel Registers.</li><li>Finite State Machines (FSMs): Mealy and Moore machines.</li><li>Memory: Random Access Memory (RAM), Read-Only Memory (ROM).</li></ul>
<b>Applications</b>	<ul style="list-style-type: none"><li>Arithmetic operations</li><li>Data routing and selection, etc</li></ul>	<ul style="list-style-type: none"><li>Data storage and transfer</li><li>Timing and control circuits ,etc</li></ul>

# Fundamental concepts in HDL



- **Signals and Variables:** Represent data storage and transfer within a digital system.
- **Control Structures:** Conditionals (if, case) and loops to direct data flow and operations.
- **Modules and Architectures:** Define hierarchical structure and organization of digital components.
- **Libraries and Packages:** Reusable collections of commonly used functions and definitions.
- **Syntax and Semantics:** Specific rules and conventions for writing valid HDL code.
- **Simulation and Synthesis Tools:** Software for verifying design behavior and translating HDL to hardware.

# Verilog cycle



- Modules can have interfaces to other modules (**instantiation** = creating a copy).
- Modules are connected using **nets**.


## Development Process



# Verilog example

## Module example 2: A 2-level combinational circuit

```
// A 2-level combinational circuit
module two_level(a, b, c, d, f);
    input a, b, c, d;
    output f;
    wire t1, t2; // intermediate lines
    assign t1 = a & b;
    assign t2 = ~(c | d);
    assign f = ~(t1 & t2);
endmodule
```



'timescale 1ns/100ps  
**module**( port\_list)  
Declarations :  
Inputs , Outputs ,  
Wire , Reg , Parameter  
  
Statements :  
Initial Statement  
Always Statement  
Continuous Statement  
Module Instantiation  
**endmodule**

# Verilog

- **Keywords:**
  - **Module-related:** *module, endmodule*
  - **Data types:** *wire, reg, integer, real, logic*
  - **Control flow:** *if, else, case, for, while, repeat, forever*
  - **Concurrency:** *always, initial, assign*
  - **Procedural blocks:** *begin, end, function, task*
  - **Delays & Timing:** *#, @, posedge, negedge*
  - **Miscellaneous:** *generate, parameter, localparam, define, include*

# Verilog

- **Control Flow Statements:**

- **Conditional:** if, else, case
- **Loops:** for, while, repeat, forever
- **Procedural:** always, initial, begin ... end
- **Wait/Event:** @(posedge clk), #10

```
if (condition)
  begin
    // Statements to execute when the condition is true
  end
else
  begin
    // Statements to execute when the condition is false
  end
```

```
always @(posedge clk)
begin
  if (reset)
    counter
```

```
for (initialization; condition; increment/decrement)
begin
  // Statements to execute in each iteration
end
```

```
case (value)
  value1: begin
    // Statements to execute when value equals value1
  end
  value2: begin
    // Statements to execute when value equals value2
  end
  default: begin
    // Statements to execute when none of the cases match
  end
endcase
```

# Verilog

- **Variables and Data Types:**

- **Bit/Logic:** wire, reg, logic, bit
- **Integer:** integer, real
- **Arrays:** reg [7:0] array [0:15]
- **Constants:** parameter, localparam
- **String:** Not directly supported

- **Bit** – represents a single binary value (0 or 1).
- **Integer** – represents a signed or unsigned whole number.
- **Real** – represents a real number with decimal points.
- **Reg** – represents a register that can store binary values.
- **Wire** – represents connections between different modules.
- **Enum** – represents a set of named values.
- **Array** – represents a collection of elements of the same data type.

```
integer count; // declares an integer variable named 'count'  
bit [7:0] data; // declares an 8-bit vector variable named 'data'  
reg [3:0] enable = 4'd7; // declares a 4-bit register variable named 'enable' with an initial value of 7
```

# Verilog vs VHDL

➤Feature	➤Verilog	➤VHDL
• <b>Signal Declaration</b>	• <code>wire</code> is used for connecting components (continuous assignment).	• <code>signal</code> is used for connecting components and holds values across simulation cycles.
• <b>Storage Elements</b>	• <code>reg</code> is used to represent variables or sequential elements (flip-flops).	• <code>variable</code> is used for temporary storage within a process, <code>signal</code> for inter-process communication.
• <b>Concurrency</b>	• Concurrent by nature with explicit <code>always</code> and continuous assignments.	• Concurrent by nature with processes that describe sequential operations.
• <b>Hardware Modeling</b>	• Procedural blocks: <code>always</code> , <code>initial</code> .	• Procedural blocks: <code>process</code> , <code>wait</code> .
• <b>Data Types</b>	• Fewer, simpler types (e.g., <code>wire</code> , <code>reg</code> , <code>logic</code> ).	• Rich data types (e.g., <code>std_logic</code> , <code>integer</code> , <code>real</code> , enumerations).
• <b>Bit-Vector Type</b>	• <code>wire</code> or <code>reg</code> for buses and vectors.	• <code>std_logic_vector</code> for buses and vectors.
• <b>Case Sensitivity</b>	• Case-sensitive (e.g., <code>Signal_A</code> ≠ <code>signal_a</code> ).	• Case-insensitive ( <code>Signal_A</code> = <code>signal_a</code> ).
• <b>Testbench Style</b>	• Procedural, supports tasks and functions.	• Behavioral with more structured testbench writing, supports procedures and functions.
• <b>Hierarchy</b>	• Supports modules for hierarchy and reuse.	• Supports entities and architectures for hierarchy and reuse.
• <b>Comments</b>	• <code>//</code> for single-line, <code>/* ... */</code> for multi-line.	• <code>--</code> for single-line, no multi-line comments.
• <b>Library Usage</b>	• Lacks formal library mechanism (uses <code>include</code> ).	• Strong library mechanism ( <code>library</code> , <code>use</code> ).

# Verilog: Number representation

➤ Type	➤ Format	➤ Example
• <b>Decimal</b>	<bit-width>'d<decimal_value>	8'd42 (Represents an 8-bit unsigned decimal 42)
• <b>Binary</b>	<bit-width>'b<binary_value>	4'b1010 (Represents a 4-bit binary number 1010)
• <b>Hexadecimal</b>	<bit-width>'h<hex_value>	8'h1F (Represents 8-bit hexadecimal 1F = binary 00011111)
• <b>Octal</b>	<bit-width>'o<octal_value>	6'o77 (Represents 6-bit octal 77 = binary 0111111)
• <b>Signed</b>	<bit-width>'s<signed_decimal_value>	8's-25 (Represents 8-bit signed decimal -25)
• <b>Unsigned</b>	Implicit for all values unless signed is used.	reg [7:0] my_value = 42;
• <b>Real Numbers</b>	Use the real datatype (simulation only).	real pi_value = 3.1415;

# VHDL: Number representation

➤ Type	➤ Format	➤ Example
• <b>Decimal</b>	• Use integer or real.	• signal my_value : integer := 42;
• <b>Binary</b>	• Use std_logic_vector or bit_vector.	• signal my_binary : std_logic_vector(3 downto 0) := "1010";
• <b>Hexadecimal</b>	• Use X"..." for compact binary.	• signal my_hex : std_logic_vector(7 downto 0) := X"1F";
• <b>Octal</b>	• No direct representation (convert manually).	• Use binary equivalent of octal (e.g., "111" for octal 7).
• <b>Signed</b>	• Use the signed datatype from numeric_std.	• signal signed_num : signed(7 downto 0) := "10101010";
• <b>Unsigned</b>	• Use the unsigned datatype from numeric_std.	• signal unsigned_num : unsigned(7 downto 0) := "10101010";
• <b>Real Numbers</b>	• Use real (simulation only).	• signal my_real : real := 12.3456;


# VHDL vs Verilog Operators

	<b>VHDL</b>	<b>Verilog</b>		<b>VHDL</b>	<b>Verilog</b>
Add	<code>+</code>	<code>+</code>	Bitwise Negation	<code>not</code>	<code>~</code>
Subtract	<code>-</code>	<code>-</code>	Bitwise NAND	<code>nand</code>	<code>~&amp;</code>
Multiplication	<code>*</code>	<code>*</code>	Bitwise NOR	<code>nor</code>	<code>~ </code>
Division	<code>/</code>	<code>/</code>	Bitwise XNOR	<code>xnor</code>	<code>~^</code>
Modulo	<code>mod</code>	<code>%</code>	Greater (or Equal)	<code>&gt;, &gt;=</code>	<code>&gt;, &gt;=</code>
Absolute	<code>abs</code>	<code>N/A</code>	Less (or Equal)	<code>&lt;, &lt;=</code>	<code>&lt;, &lt;=</code>
Exponentiation	<code>**</code>	<code>**</code>	Logical Equality	<code>=</code>	<code>==</code>
Concatenation	<code>&amp;</code>	<code>{ , }</code>	Logical Inequality	<code>/=</code>	<code>!=</code>
Left Shift	<code>sll</code>	<code>&lt;&lt;</code>	Logical AND	<code>and</code>	<code>&amp;&amp;</code>
Right Shift	<code>srl</code>	<code>&gt;&gt;</code>	Logical OR	<code>or</code>	<code>  </code>
Bitwise AND	<code>and</code>	<code>&amp;</code>	Logical Negation	<code>not</code>	<code>!</code>
Bitwise OR	<code>or</code>	<code> </code>	Case Equality	<code>N/A</code>	<code>==</code>
Bitwise XOR	<code>xor</code>	<code>^</code>	Case Inequality	<code>N/A</code>	<code>!==</code>

# Verilog Structure Example


**Module example 2: A 2-level combinational circuit**

```
// A 2-level combinational circuit
module two_level(a, b, c, d, f);
    input a, b, c, d;
    output f;
    wire t1, t2; // intermediate lines
    assign t1 = a & b;
    assign t2 = ~(c | d);
    assign f = ~(t1 & t2);
endmodule
```



'timescale 1ns/100ps  
**module( port\_list)**  
**Declarations :**  
Inputs , Outputs ,  
Wire , Reg , Parameter  
**Statements :**  
Initial Statement  
Always Statement  
Continuous Statement  
Module Instantiation  
**endmodule**

# VHDL Structure Example



Structure of VHDL Code

**LIBRARY**<library\_Name>; — Library IEEE will be used almost in every code

**USE**<library\_name>.<package\_name>.ALL; —this is the format for importing packages

**USEIEEE.STD\_LOGIC\_1164.ALL;** — this package is required for bit, std\_logic,

—& std\_logic\_vector declarations and some related operations

— arithmetic functions with Signed or Unsigned values

**USEIEEE.NUMERIC\_STD.ALL;**

**ENTITY**<entity\_name>**IS**

**GENERIC**( generic\_name : generic\_type : generic\_value);

⋮

# VHDL Structure Example

**LIBRARY**<library\_Name>; — Library IEEE will be used almost in every code

**USE**<library\_name>.<package\_name>.ALL; —this is the format for importing packages

**USEIEEE.STD\_LOGIC\_1164.ALL;** — this package is required for bit, std\_logic,

**USEIEEE.NUMERIC\_STD.ALL;**

**ENTITY**<entity\_name>**IS**

**GENERIC**( generic\_name : generic\_type : generic\_value);

**PORT**

(  
    <signal\_name> : mode <type>;

    <signal\_name> : mode <type> := default\_value;

    <signal\_name> : **INOUT**<type>;

    <signal\_name> : **OUT**<type> := <default\_value> );

**END**<entity\_name>;

— Next we write the architecture for the entity

**ARCHITECTURE**<architecture\_name>**OF** <Entity\_name>**IS**

— declaration of optional signals, constants etc;

**BEGIN**

—here come the statement that describe the behaviour of the design

—commonly used statements are:

—Optional Concurrent signal Assignment


—Optional Process Statement

—Optional Conditional Signal assignment statement

—optional Generate statement

**end** [Architecture\_name];

# Data Types: Verilog vs VHDL



# VHDL vs Verilog Structure

- To use standard logic data types place at top of source file
  - `LIBRARY ieee;` -- library
  - `USE ieee.std_logic_1164.ALL;` -- package
- Note: VHDL is case insensitive, free format.
- Semicolon (;) terminates statement
- Comments are preceded by two consecutive dashes.
  - comment ends at end of current line
- A digital component is described using an
  - `ENTITY DECLARATION` and a corresponding
  - `ARCHITECTURE BODY`.
- Std\_logic is an enumeration type defined in an IEEE package
  - has the values '0' and '1' and 'Z' (and others)
- Ports are like IC pins, connected by wires called SIGNALS

VHDL (.vhd)	Verilog (.v)
<i>-- Library Declaration</i>	<i>// One Module</i>
<code>library IEEE;</code>	<code>module mux ( ... );</code>
<code>...</code>	<code>...</code>
<i>-- Entity Declaration</i>	
<code>entity mux is</code>	
<code>...</code>	<code>...</code>
<code>end mux</code>	
<i>-- Architecture Body</i>	
<code>architecture arch of mux is</code>	
<code>begin</code>	
<code>...</code>	
<code>end arch;</code>	<code>endmodule</code>

# VHDL vs Verilog I/O Declaration

## VHDL

-- Library Declaration

...

-- Entity Declaration

entity mux is

```
port(a,b,s: in std_logic;  
      y: out std_logic);
```

end mux

-- Architecture Body

architecture arch of mux is

begin

...

end arch;

## Verilog

// One Module

```
module mux (a, b, s, y);  
  input a,b,s;  
  output y;
```

...

endmodule

# VHDL vs Verilog Statements

VHDL	Verilog
-- <i>Entity Declaration</i>	// <i>One Module</i>
entity mux is port(a,b,s: in std_logic; y: out std_logic); end mux	module mux (a, b, s, y); input a,b,s; output y;
architecture arch of mux is begin	-- concurrent statements
-- concurrent statements	
process (...) begin -- sequential statements end process;	always @(...) begin -- sequential statements end
end arch;	endmodule

# Verilog

## Operators

### Bitwise Operators:

<code>~</code>	bitwise NOT
<code>&amp;</code>	bitwise AND
<code> </code>	bitwise OR
<code>^</code>	bitwise exclusive-OR
<code>~^</code>	bitwise exclusive-NOR

### Examples:

```
wire a, b, c, d, f1, f2, f3, f4;  
assign f1 = ~a | b;  
assign f2 = (a & b) | (b & c) | (c & a);  
assign f3 = a ^ b ^ c;  
assign f4 = (a & ~b) | (b & c & ~d);
```

### Operators: Logical vs. Bitwise

<code>1'b1 &amp;&amp; 1'b1</code>	= 1	<code>1'b1 &amp; 1'b1</code>	= 1
<code>1'b1 &amp;&amp; 1'b0</code>	= 0	<code>1'b1 &amp; 1'b0</code>	= 0
<code>! 1'b1</code>	= 0	<code>~ 1'b1</code>	= 0
<code>! 3'b000</code>	= 1	<code>~ 3'b000</code>	= 111
<code>3'b111 &amp;&amp; 3'b111</code>	= 1	<code>3'b111 &amp; 3'b111</code>	= 111
<code>3'b100 &amp;&amp; 3'b111</code>	= 0	<code>3'b000 &amp; 3'b111</code>	= 000

```
module logical_op;  
reg [3:0] i1, i2;  
initial begin  
    i1 = 4'h6; i2 = 4'h2;  
    $display("For operator: (&&): i1 = %0h && i2 = %0h: %h", i1, i2, i1 && i2);  
    $display("For operator: (||): i1 = %0h || i2 = %0h: %h", i1, i2, i1 || i2);  
    $display("For operator: (!) : i1 = %0h ! i2 = %0h: %h", i1, i2, !i1);  
  
    i1 = 4'b1x0z; i2 = 4'b0x1x;  
    $display("For operator: (&&): i1 = %0b && i2 = %0b: %h", i1, i2, i1 && i2);  
    $display("For operator: (||): i1 = %0b || i2 = %0b: %h", i1, i2, i1 || i2);  
end  
endmodule
```

```
For operator: (&&): i1 = 6 && i2 = 2: 1  
For operator: (||): i1 = 6 || i2 = 2: 1  
For operator: (!) : i1 = 6 ! i2 = 2: 0  
For operator: (&&): i1 = 1x0z && i2 = x1x: 1  
For operator: (||): i1 = 1x0z || i2 = x1x: 1
```

# Verilog: examples

Block Diagram



```
module half_adder(input a, b, output s, Cout);
    assign S = a ^ b;
    assign Cout = a & b;
endmodule
```

Truth Table

A	B	Sum (S)	Carry (Cout)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Output:

$$S = A \wedge B$$

$$Cout = A \cdot B$$

## Testbench Code

```
module tb_top;
    reg a, b;
    wire s, c_out;



    half_adder ha(a, b, s, c_out);

    initial begin
        $monitor("At time %0t: a=%b b=%b, sum=%b, carry=%b", $time, a,b,s,c_out);
        a = 0; b = 0;
        #1;
        a = 0; b = 1;
        #1;
        a = 1; b = 0;
        #1;
        a = 1; b = 1;
    end
endmodule
```

At time 0: a=0 b=0, sum=z, carry=0  
At time 1: a=0 b=1, sum=z, carry=0  
At time 2: a=1 b=0, sum=z, carry=0  
At time 3: a=1 b=1, sum=z, carry=1


# Verilog: Testbench

- The testbench is written to check the functional correctness based on design behavior.
- The connections between design and testbench are established using a port interface.
- A testbench generates and drives a stimulus to the design to check its behavior. Since the behavior of the design has to be tested, the design module is known to be “**Design Under Test**” (DUT)




# Verilog: Testbench

- ❖ **`timescale directive**: Specifies the time unit and precision for the simulation.
- ❖ **Module Declaration (module testbench\_name)**: Defines the test bench module.
- ❖ **Input and Output Declarations**: Inputs are declared as reg and outputs as wire.
- ❖ **Instantiation of DUT (Design Under Test)**: Creates an instance of the design module being tested.
- ❖ **Clock Generation (optional)**: Generates a clock signal if needed.
- ❖ **Initial Block**: Initializes inputs, applies test vectors, and terminates the simulation.
- ❖ The initial block initializes the input signals and provides test vectors.
- ❖ The always block generates a clock signal.
- ❖ The always @ (posedge clk) block in the design module would describe the behavior of the design on the positive edge of the clock.
- ❖ **Monitoring Outputs (optional)**: Monitors and prints the values of specified signals during the simulation.




# Verilog: Testbench Example

The module declaration statement defines the “bounding box”, and the module body statements define the circuit functions



Any module can be “instantiated” as a component in another module by listing its name and port connections. Here, “named association” is used.

.component\_port(topmodule\_port)



```
module next(
    input C;
    output K;
);
    wire D = 1b'1;
    wire F,G;
    simple(.A(C), .B(D), .F(X), .G(Y))
    assign K = F & G;
end module
```

# Combinational circuits – Verilog


## Multiplexer (Mux)

Multiplexer is a combinational circuit that selects binary information from one of many inputs and directs it into single output.

The selection of particular input is controlled by a set of selection line

Multiplexer has  $2^n$  inputs, n select line (control input) and one output

It also called as Data selector




**Truth Table**

S <sub>0</sub>	I <sub>0</sub>	I <sub>1</sub>	Y
0	0	X	0
0	1	X	1
1	X	0	0
1	X	1	1

## 2 to 1 Multiplexer

has  $2^1$  inputs, 1 select line and one output

## Circuit diagram



# Verilog: Source Code and Testbench

```
1 module mux_2_1(  
2     input sel,  
3     input i0, i1,  
4     output y);  
  
5     assign y = sel ? i1 : i0;  
6  
7 endmodule
```

Example: `module mux_tb;`

```
1 module mux_tb;  
2     reg i0, i1, sel;  
3     wire y;  
4  
5     mux_2_1 mux(sel, i0, i1, y);  
6     initial begin  
7         $monitor("sel = %h: i0 = %h, i1 = %h --> y = %h", sel, i0, i1, y);  
8         i0 = 0; i1 = 1;  
9         sel = 0;  
10        #1;  
11        sel = 1;  
12    end  
13 endmodule
```

- Instantiate top-level design and connect DUT port interface with testbench variables or signals.

```
<dut_module> <dut_inst> (<TB signals>)  
mux_2_1 mux(.sel(sel), .i0(i0), .i1(i1), .y(y));  
or  
mux_2_1 mux(sel, i0, i1, y);
```

# Verilog: Example

Write a Verilog module for a 4-bit adder that takes two 4-bit inputs (`a` and `b`) and produces a 4-bit sum (`sum`) and a carry-out (`carry_out`). Also, write a testbench to verify the functionality of this adder.

# Verilog: Example

```
module adder4bit (
    input [3:0] a,
    input [3:0] b,
    output [3:0] sum,
    output carry_out
);
    assign {carry_out, sum} = a + b;
endmodule
```

```
module tb_adder4bit;
    reg [3:0] a;
    reg [3:0] b;
    wire [3:0] sum;
    wire carry_out;



    adder4bit uut (
        .a(a),
        .b(b),
        .sum(sum),
        .carry_out(carry_out)
    );

    initial begin
        // Initialize inputs
        a = 4'b0000; b = 4'b0000;
        #10 a = 4'b0010; b = 4'b0011; // Test case 1
        #10 a = 4'b1111; b = 4'b0001; // Test case 2
        #10 a = 4'b1001; b = 4'b0110; // Test case 3
    end

    initial begin
        $monitor("At time %t, a = %b, b = %b, sum = %b, carry_out = %b",
                $time, a, b, sum, carry_out);
    end
endmodule
```

# Concept: Sequential vs. Concurrent Models

- A sequential processing algorithm defines a set of steps that are taken in a specific order
- Concurrent processing steps occur whenever new input data is available, with no implied sequence relationship between separate concurrent processes
- Consider a simulation of a 2-input mux: At what time(s) should gate A1 be simulated? What about gate O1?




- Computer time vs. Simulation time

# VHDL cycle

**VHDL**  
Very High Speed Integrated Circuit  
Hardware Description Language

- VHDL and Verilog descriptions can be simulated to check for logical correctness, and synthesized to automatically create a physical circuit definition.




- A way of **describing** the operation of a system.
  - Example: a 2-input multiplexer

```
ENTITY mux IS
  PORT (a, b, sel : IN std_logic;
        y : OUT std_logic);
END mux;

ARCHITECTURE behavior OF mux IS
BEGIN


  y <= a WHEN sel = '0' ELSE
    b;

END behavior;
```



# VHDL


- VHDL uses **top-down approach** to partition a design into small building blocks (i.e., **components**).
  - **Entity**: Describe interface signals and basic building blocks.
  - **Architecture**: Describe behavior, each entity can have multiple Architectures.



Connected by **port map** in architecture body

Popularity	
<b>VHDL</b> is more popular with European companies.	<b>Verilog</b> is more popular with US companies.
Programming Style (Syntax)	
<b>VHDL</b> is similar to <b>Ada</b> programming language.	<b>Verilog</b> is similar to <b>C/Pascal</b> programming language.
<b>VHDL</b> is <b>NOT</b> case-sensitive.	<b>Verilog</b> is <b>case-sensitive</b> .
<b>VHDL</b> is more “ <b>verbose</b> ” than <b>Verilog</b> .	

# Tool for experimenting with Verilog & VHDL



# Tool: Xilinx Vivado

## Create a Simulation Source

- Open design1\_tb.v and write the following example Verilog testbench code and save it.

```
'timescale ins / 1ps

module design1_tb();

reg [7:0] a,b;
reg [15:0] c;
wire [16:0] d;

design1 dut (a,b,c,d);

initial begin
    a=0; b=0; c=0;
    #10;
    a=10; b=40; c=25;
    #10;
    a=53; b=19; c=100;
end



endmodule
```

## Design Elaboration

- Design Elaboration and RTL Analysis
  - It compiles RTL code and loads RTL netlist
  - You can check RTL structure, syntax, and logic definitions
  - You can view the schematic of your design



## Behavioral Simulation



# Q&A session

Source code and Testbench code of Half adder  
using Verilog and VHDL  
?

# Q&A session

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity half_adder is
  port (
    i_bit1 : in std_logic;
    i_bit2 : in std_logic;
    --
    o_sum  : out std_logic;
    o_carry : out std_logic
  );
end half_adder;

architecture rtl of half_adder is
begin
  o_sum  <= i_bit1 xor i_bit2;
  o_carry <= i_bit1 and i_bit2;
end rtl;
```

```
module half_adder
(
  i_bit1,
  i_bit2,
  o_sum,
  o_carry
);

  input i_bit1;
  input i_bit2;
  output o_sum;
  output o_carry;

  assign o_sum  = i_bit1 ^ i_bit2; // bitwise xor
  assign o_carry = i_bit1 & i_bit2; // bitwise and

endmodule // half_adder
```

# Q&A session


```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity half_adder_tb is
end half_adder_tb;

architecture behave of half_adder_tb is
    signal r_BIT1 : std_logic := '0';
    signal r_BIT2 : std_logic := '0';
    signal w_SUM   : std_logic;
    signal w_CARRY : std_logic;
begin
    UUT : entity work.half_adder -- uses default binding
        port map (
            i_bit1  => r_BIT1,
            i_bit2  => r_BIT2,
            o_sum    => w_SUM,
            o_carry  => w_CARRY
        );

```

```
process is
begin
    r_BIT1 <= '0';
    r_BIT2 <= '0';
    wait for 10 ns;
    r_BIT1 <= '0';
    r_BIT2 <= '1';
    wait for 10 ns;
    r_BIT1 <= '1';
    r_BIT2 <= '0';
    wait for 10 ns;
    r_BIT1 <= '1';
    r_BIT2 <= '1';
    wait for 10 ns;
end process;
end behave;
```



# Q&A session


```
module half_adder_tb;

reg r_BIT1 = 0;
reg r_BIT2 = 0;
wire w_SUM;
wire w_CARRY;

half_adder half_adder_inst
(
    .i_bit1(r_BIT1),
    .i_bit2(r_BIT2),
    .o_sum(w_SUM),
    .o_carry(w_CARRY)
);
```

```
initial
begin
    r_BIT1 = 1'b0;
    r_BIT2 = 1'b0;
    #10;
    r_BIT1 = 1'b0;
    r_BIT2 = 1'b1;
    #10;
    r_BIT1 = 1'b1;
    r_BIT2 = 1'b0;
    #10;
    r_BIT1 = 1'b1;
    r_BIT2 = 1'b1;
    #10;
end

endmodule // half adder tb
```



# Case studies


## Structural Verilog: Using modules as building blocks

```
module full_adder(
    input a,b,cin;
    output y,cout
);
    wire s1,c1,c2;
    xor(s1,a,b);
    xor(y,(cin,s1));
    and(c1,s1,(cin));
    and(c2,a,b);
    or(cout,c1,c2);
endmodule

module adder_4bit(
    input [3:0] x,y;
    input cin;
    output [3:0] sum;
    output cout
);
    wire c1,c2,c3;
    full_adder fa1(.a(x[0]),.b(y[0]),.cin(cin),.y(sum[0]),.cout(c1));
    full_adder fa2(.a(x[1]),.b(y[1]),.cin(c1),.y(sum[1]),.cout(c2));
    full_adder fa3(.a(x[2]),.b(y[2]),.cin(c2),.y(sum[2]),.cout(c3));
    full_adder fa4(.a(x[3]),.b(y[3]),.cin(c3),.y(sum[3]),.cout(cout));
endmodule
```

Verilog

This example uses the Verilog “built in” logic modules of and, or, and xor. These module instantiations use “positional association”, which means the order of signals must match in the module and in the instantiation – they are matched left to right. In this case, the format is output name, followed by inputs.



# Case studies

```
Module decoder_3_8(
    input [2:0] I,
    output [7:0] Y
);
reg [7:0] Y;
always @(I)
begin
    case(I)
        3'd0: Y = 8'd1;
        3'd1: Y = 8'd2;
        3'd2: Y = 8'd4;
        3'd3: Y = 8'd8;
        3'd4: Y = 8'd16;
        3'd5: Y = 8'd32;
        3'd6: Y = 8'd64;
        3'd7: Y = 8'd128;
        default: 8'd0;
    endcase
end;
```

## ALU Example

```
module alu(
    input [7:0] A,B,
    input [3:0] Sel,
    output [7:0] Y
);
reg [7:0] Y;
always @ (Sel, A, B) begin
    case (Sel)
        3'd0: Y = A + B;
        3'd1: Y = A - B;
        3'd2: Y = A + 1;
        3'd3: Y = A - 1;
        3'd4: Y = A | B;
        3'd5: Y = A & B;
        3'd6: Y = A ^ B;
        3'd7: Y = ~A;
        default: Y = 7'd0;
    endcase
end
```

# Case studies

## Verilog Code for 1MB BRAM

```
module BRAM_1MB (
    input wire clk,                      // Clock input
    input wire [19:0] addr,                // 20-bit address for
1MB (2^20 bytes)
    input wire [7:0] din,                  // 8-bit data input
    input wire we,                       // Write enable
    output reg [7:0] dout                 // 8-bit data output
);
    // Declare the memory array (1M x 8 bits)
    reg [7:0] memory_array [0:1048575]; // 2^20 =
1,048,576 addresses
    always @ (posedge clk) begin
        if (we) begin
            // Write operation
            memory_array[addr] <= din;
        end else begin
            // Read operation
            dout <= memory_array[addr];
        end
    end
endmodule
```

# Q&A session

?

# Thank you!