


VLSI Project Monsoon 2023

Name: Vaishnavi Poldasu


Roll No: 2022102068

Verilog:


Adder/Subtractor:




Comparator:



AND Block:




ALU Block:




Ngspice:

In ngspice circuits, the overshoots resulted in the outputs due to delay in inputs has been resolved by taking appropriate output capacitors. Subcircuits are taken for full adder for simplifying the entire circuit.


2:4 Decoder:




Adder/Subtractor:



Comparator:





AND Block:




MAGIC Layout:

- For layouts,first all the required blocks are made individually to check their working then all of the layouts are joined together in single layout with single VDD and GND.
- The contacts have been made in order polysilicon-metal1-metal2 and appropriate contacts have been made to avoid any floating nodes after extraction.
- After entire ALU is built it is extracted and ngspice file is been created in order to plot the outputs and for delay analysis.
- The technology file TSMC_180nm and SCN6M_DEEP.09.tech27 files are included in the extracted file.
- The decoder inputs and 4 bit inputs are added to the SPICE file along with the plot and delay analysis part and nfet,pfet are changed to CMOSN and CMOSP repsectively with regard to TSMC_180nm file
- Python files are made for delay analysis part to reduce the complexity of finding delays for all possible input and output combinations.
- From delay analysis,the critical path is determined,which indicates the longest delay path taken.



2:4 Decoder:




Enable block:




Full Adder:




Adder/Subtractor:




Adder:




Subtractor:





Comparator:






AND Block:





ALU BLOCK:

Decoder



Adder-subtractor

Comparator

AND block

Enable block

Delay Analysis:

Adder Block:

```
delay_analysis > ≡ add_output.txt
1   tpd           = 7.20384e-10 input = A0 output = YS0
2   tpd           = 8.24070e-10 input = A0 output = YS1
3   tpd           = 9.21338e-10 input = A0 output = YS2
4   tpd           = 9.81066e-10 input = A0 output = YS3
5   tpd           = 7.20384e-10 input = A1 output = YS0
6   tpd           = 8.24070e-10 input = A1 output = YS1
7   tpd           = 9.21338e-10 input = A1 output = YS2
8   tpd           = 9.81066e-10 input = A1 output = YS3
9   tpd           = 7.20384e-10 input = A2 output = YS0
10  tpd           = 8.24070e-10 input = A2 output = YS1
11  tpd           = 9.21338e-10 input = A2 output = YS2
12  tpd           = 9.81066e-10 input = A2 output = YS3
13  tpd           = 7.20384e-10 input = A3 output = YS0
14  tpd           = 8.24070e-10 input = A3 output = YS1
15  tpd           = 9.21338e-10 input = A3 output = YS2
16  tpd           = 9.81066e-10 input = A3 output = YS3
17  tpd           = 9.68814e-10 input = B0 output = YS0
18  tpd           = 1.01340e-09 input = B0 output = YS1
19  tpd           = 1.04293e-09 input = B0 output = YS2
20  tpd           = 1.05596e-09 input = B0 output = YS3
21  tpd           = 9.68814e-10 input = B1 output = YS0
22  tpd           = 1.01340e-09 input = B1 output = YS1
23  tpd           = 1.04293e-09 input = B1 output = YS2
24  tpd           = 1.05596e-09 input = B1 output = YS3
25  tpd           = 9.68814e-10 input = B2 output = YS0
26  tpd           = 1.01340e-09 input = B2 output = YS1
27  tpd           = 1.04293e-09 input = B2 output = YS2
28  tpd           = 1.05596e-09 input = B2 output = YS3
29  tpd           = 9.68814e-10 input = B3 output = YS0
30  tpd           = 1.01340e-09 input = B3 output = YS1
31  tpd           = 1.04293e-09 input = B3 output = YS2
32  tpd           = 1.05596e-09 input = B3 output = YS3
33
```

Method of Implementation:

→ In order to get maximum combinations of delays(i.e, 32), two inputs files have been created keeping the enable constant.

→ In, first file all the 4-bit B input is kept constant (i.e, dc 0) and 4-bit A input is given as pulse (i.e, getting values of 0,1) and for the second file vice-versa is taken.

→ So, in the two files the input and output combination will be of the type (1111 + 0000 = 1111).

→ So, as one of the inputs rises keeping other constant, the output also rises. Hence the delay type is taken to be average of **rise-rise** and **fall-fall**.

→ On considering the delay values, the overall maximum delay is occurred for B3-YS3 combination with value of $1.05596e^{-09}$

→ Each input bit and corresponding output delays are:

A0-YS0 : $7.20384e^{-10}$

A1-YS1 : $8.24070e^{-10}$

A2-YS2 : $9.21338e^{-10}$

A3-YS3 : $9.81066e^{-10}$

B0-YS0 : $9.68814e^{-10}$

B1-YS1 : $1.01340e^{-09}$

B2-YS2 : $1.04293e^{-09}$

B3-YS3 : $1.05596e^{-09}$

Subtractor Block:

```
delay_analysis > ≡ sub_output.txt
1   tpd      = 9.30245e-10 input = A0 output = YS0
2   tpd      = 1.04290e-09 input = A0 output = YS1
3   tpd      = 1.12014e-09 input = A0 output = YS2
4   tpd      = 1.18577e-09 input = A0 output = YS3
5   tpd      = 9.30245e-10 input = A1 output = YS0
6   tpd      = 1.04290e-09 input = A1 output = YS1
7   tpd      = 1.12014e-09 input = A1 output = YS2
8   tpd      = 1.18577e-09 input = A1 output = YS3
9   tpd      = 9.30245e-10 input = A2 output = YS0
10  tpd      = 1.04290e-09 input = A2 output = YS1
11  tpd      = 1.12014e-09 input = A2 output = YS2
12  tpd      = 1.18577e-09 input = A2 output = YS3
13  tpd      = 9.30245e-10 input = A3 output = YS0
14  tpd      = 1.04290e-09 input = A3 output = YS1
15  tpd      = 1.12014e-09 input = A3 output = YS2
16  tpd      = 1.18577e-09 input = A3 output = YS3
17  tpd      = 1.16516e-09 input = B0 output = YS0
18  tpd      = 1.19065e-09 input = B0 output = YS1
19  tpd      = 1.17944e-09 input = B0 output = YS2
20  tpd      = 1.19029e-09 input = B0 output = YS3
21  tpd      = 1.16516e-09 input = B1 output = YS0
22  tpd      = 1.19065e-09 input = B1 output = YS1
23  tpd      = 1.17944e-09 input = B1 output = YS2
24  tpd      = 1.19029e-09 input = B1 output = YS3
25  tpd      = 1.16516e-09 input = B2 output = YS0
26  tpd      = 1.19065e-09 input = B2 output = YS1
27  tpd      = 1.17944e-09 input = B2 output = YS2
28  tpd      = 1.19029e-09 input = B2 output = YS3
29  tpd      = 1.16516e-09 input = B3 output = YS0
30  tpd      = 1.19065e-09 input = B3 output = YS1
31  tpd      = 1.17944e-09 input = B3 output = YS2
32  tpd      = 1.19029e-09 input = B3 output = YS3
33
```

Method of Implementation:

→ In order to get maximum combinations of delays(i.e, 32), two inputs files have been created keeping the enable constant.

→ In, first file all the 4-bit B input is kept constant(i.e, dc 0) and 4-bit A input is given as pulse(i.e, getting values of 0,1) and for the second file 4-bit A input is kept constant(i.e, dc SUPPLY) and 4-bit B input as pulse(since $A-B = 1111 - \text{pulse}$).

→ So, whenever the B = 0000, output will be 1111 and when B=1111, output will be 0000. Hence, the delays are calculated by using the average of **rise-fall** and **fall-rise** for second file and **rise-rise** and **fall-fall** average for first file.

→ On considering the delay values, the overall maximum delay is occurred for B1-YS1 combination with value of $1.19065e^{-09}$

→ Each input bit and corresponding output delays are:

A0-YS0 : $9.30245e^{-10}$

A1-YS1 : $1.04290e^{-09}$

A2-YS2 : $1.12014e^{-09}$

A3-YS3 : $1.18577e^{-09}$

B0-YS0 : $1.16516e^{-09}$

B1-YS1 : $1.19065e^{-09}$

B2-YS2 : $1.17944e^{-09}$

B3-YS3 : $1.19029e^{-09}$

Comparator Block:

```
delay_analysis > ≡ comp_output.txt
1   tpd          = 1.14677e-09 input = A0 output = AB
2   tpd          = 1.13498e-09 input = A0 output = AequalB
3   tpd          = 1.14677e-09 input = A1 output = AB
4   tpd          = 1.13498e-09 input = A1 output = AequalB
5   tpd          = 1.14677e-09 input = A2 output = AB
6   tpd          = 1.13498e-09 input = A2 output = AequalB
7   tpd          = 1.14677e-09 input = A3 output = AB
8   tpd          = 1.13498e-09 input = A3 output = AequalB
9   tpd          = 9.65218e-10 input = B0 output = BA
10  tpd          = 1.19706e-09 input = B0 output = AequalB
11  tpd          = 9.65218e-10 input = B1 output = BA
12  tpd          = 1.19706e-09 input = B1 output = AequalB
13  tpd          = 9.65218e-10 input = B2 output = BA
14  tpd          = 1.19706e-09 input = B2 output = AequalB
15  tpd          = 9.65218e-10 input = B3 output = BA
16  tpd          = 1.19706e-09 input = B3 output = AequalB
17  tpd          = 1.19451e-09 input = B0 output = AB
18  tpd          = 1.10913e-09 input = A0 output = BA
19  tpd          = 1.19451e-09 input = B1 output = AB
20  tpd          = 1.10913e-09 input = A1 output = BA
21  tpd          = 1.19451e-09 input = B2 output = AB
22  tpd          = 1.10913e-09 input = A2 output = BA
23  tpd          = 1.19451e-09 input = B3 output = AB
24  tpd          = 1.10913e-09 input = A3 output = BA
25
```

Method of Implementation:


→ In order to get maximum combinations of delays (i.e., 24), three input files have been created keeping the enable constant.

→ In the first file all the 4-bit B input is kept constant (i.e., dc 0) and 4-bit A input is given as pulse (i.e., getting values of 0,1) and for the second file vice-versa is taken. So, from the first file where either $A > B$ (when $A = 1111$) or $A = B$ (when $A = 0000$)

hence we can calculate delays for A and AequalB(**rise-fall** and **fall-rise**), A and AB.(**rise-rise** and **fall-fall**)

→ Similarly for second file we get either $B > A$ then delay calculated for B and BA(**rise-rise** and **fall-fall**) or $A = B$ then delay calculated for B and AequalB(**rise-fall** and **fall-rise**).

→ In order to calculate delays for B-AB and A-BA, third input file is taken where both the inputs are given as pulses but complementary of each other so the inputs will be either 1111-0000 or 0000-1111 (A-B) so **rise-fall** and **fall-rise** average is taken. Third input file is shown below:



→ On considering the delay values, the overall maximum delay is occurred for B-AequalB combination with value of $1.19706e^{-09}$

And Block:

```
delay_analysis > ≡ and_output.txt
1   tpd      = 3.68847e-10 input = A0 output = Y0
2   tpd      = 3.71048e-10 input = A0 output = Y1
3   tpd      = 3.71090e-10 input = A0 output = Y2
4   tpd      = 3.71530e-10 input = A0 output = Y3
5   tpd      = 3.68847e-10 input = A1 output = Y0
6   tpd      = 3.71048e-10 input = A1 output = Y1
7   tpd      = 3.71090e-10 input = A1 output = Y2
8   tpd      = 3.71530e-10 input = A1 output = Y3
9   tpd      = 3.68847e-10 input = A2 output = Y0
10  tpd      = 3.71048e-10 input = A2 output = Y1
11  tpd      = 3.71090e-10 input = A2 output = Y2
12  tpd      = 3.71530e-10 input = A2 output = Y3
13  tpd      = 3.68847e-10 input = A3 output = Y0
14  tpd      = 3.71048e-10 input = A3 output = Y1
15  tpd      = 3.71090e-10 input = A3 output = Y2
16  tpd      = 3.71530e-10 input = A3 output = Y3
17  tpd      = 3.53709e-10 input = B0 output = Y0
18  tpd      = 3.50910e-10 input = B0 output = Y1
19  tpd      = 3.50335e-10 input = B0 output = Y2
20  tpd      = 3.50104e-10 input = B0 output = Y3
21  tpd      = 3.53709e-10 input = B1 output = Y0
22  tpd      = 3.50910e-10 input = B1 output = Y1
23  tpd      = 3.50335e-10 input = B1 output = Y2
24  tpd      = 3.50104e-10 input = B1 output = Y3
25  tpd      = 3.53709e-10 input = B2 output = Y0
26  tpd      = 3.50910e-10 input = B2 output = Y1
27  tpd      = 3.50335e-10 input = B2 output = Y2
28  tpd      = 3.50104e-10 input = B2 output = Y3
29  tpd      = 3.53709e-10 input = B3 output = Y0
30  tpd      = 3.50910e-10 input = B3 output = Y1
31  tpd      = 3.50335e-10 input = B3 output = Y2
32  tpd      = 3.50104e-10 input = B3 output = Y3
33
```

Method of Implementation:

→ In order to get maximum combinations of delays(i.e, 32), two inputs files have been created keeping the enable constant.

→ In, first file all the 4-bit B input is kept constant(i.e, dc SUPPLY) and 4-bit A input is given as pulse(i.e, getting values of 0,1) and for the second file vice-versa is taken.(since output will be high if both inputs are high hence dc SUPPLY)

→ So, whenever the B = 0000, output will be 0000 and when B=1111, output will be 1111, same for A. Hence, the delays are calculated by using **rise-rise** and **fall-fall** average for both files.

→ On considering the delay values, the overall maximum delay is occurred for A3-Y3 combination with value of $3.71530e^{-10}$

→ Each input bit and corresponding output delays are:

A0-Y0 : $3.68847e^{-10}$

A1-Y1 : $3.71048e^{-10}$

A2-Y2 : $3.71090e^{-10}$

A3-Y3 : $3.71530e^{-10}$

B0-Y0 : $3.53709e^{-10}$

B1-Y1 : $3.50910e^{-10}$

B2-Y2 : $3.50335e^{-10}$

B3-Y3 : $3.50104e^{-10}$

Observations:

The critical path, which is the longest path from start to end of the project. If we consider all the blocks the maximum delay occurs in the comparator block $1.19706e^{-09}s$ since comparator block has complex combinational circuit involving more logic gates and each gate contributing to delay which leads to overall increase in the delay.

Conclusion:

Hence, an ALU is designed which can perform addition, subtraction, comparison and ANDing of the two 4-bit inputs through magic layout and also the delays are calculated for each block to estimate the critical path. The functionality is also successfully verified using NGSPICE and Verilog.