

04/14/2025, Quiz 7.

105

Ch4. Intermediate Representation.

* project. * symbol table

type checking

int i, j;

double d;

i = j + 3;

i = d + 2.0;

* AST.

4.1. introduction.

IR: collection of data structures representing the facts of the program that compiler discovers.

IR selection: trade off between efficient access and expressive power

4.2. classification of IR.

1. structure organization.

control flow.

graphical IRs (4.3) $\left\{ \begin{array}{l} \text{Graphs e.g. CFG} \\ \text{trees: e.g. AST} \end{array} \right.$

linear IRs. (4.4)

Hybrid IR. $\left\{ \begin{array}{l} \text{linear IR for each block} \\ \text{graphical IR for control flow among blocks} \end{array} \right.$

2. level of abstraction


near source form

low level form

$a \begin{matrix} 1 & 2 & \dots & 10 \\ j & & & \end{matrix} \begin{bmatrix} \end{bmatrix}$

e.g. $a[i, j]$

// compute. $a + 4[(i-1)*10 + j-1]$



VS.

subl $r_i, 1 \Rightarrow r_1$

mul $r_1, 10 \Rightarrow r_2$

subl $r_j, 1 \Rightarrow r_3$

add $r_2, r_3 \Rightarrow r_4$

mult $r_4, 4 \Rightarrow r_5$


load $@a \Rightarrow r_6$

add $r_5, r_6 \Rightarrow r_7$

load $r_7 \Rightarrow r_8$

ex: $a \leftarrow b - 2 * c$

AST.




◆ dereference

Val node: val. already in register

Num node: known const

LAB node: assembly level label.

VS.



3. naming

namespace of IR

$$a = b - 2 * c$$

\uparrow \uparrow

more names. help optimization

too many names. can block
some of the data structure

higher level linear code

$$\begin{array}{cccc} * & 2 & c & \underline{+} \\ - & b & \underline{t} & a \end{array}$$

lower level linear code

$$t_0 \leftarrow \text{rarp} - 16$$

$$t_1 \leftarrow t_0$$

$$t_2 \leftarrow t_1$$

$$t_3 \leftarrow @G$$

$$t_4 \leftarrow t_3 + 12$$

$$t_5 \leftarrow t_4$$

$$t_6 \leftarrow t_5 \times 2$$

$$t_7 \leftarrow t_2 - t_6$$

$$t_8 \leftarrow \text{rarp} + 4$$

$$t_8 \leftarrow t_7$$

4.5. symbol table

names discovered by the parser

scalar variable : name. type. size. storage locatn.

functions: name, type for each. parameter.
 type for ret. value.
 function entry. point.

aggregate variable: lay out of member. property.
 relative locatn within structure

compiler uses a set of symbol tables to represent different kinds of info. about different type of names.

symbol table has two components. $\text{int } i;$


① map from textual name

$\text{int } j;$

to an index of a repository $i = j + 1$

name resolution

② repository of name's property.



1. name resolution.

name \longrightarrow unique index of the symbol table.

Scope: the region of a program where a given name can be accessed.

04/16/2025-

{ } block scope

procedures also defines a new scope

void f(int x) { }

Scope can nest

lexical scope

```

{
  int n, m;
  {
    int n;
    n = m + 1;
  }
  n = n + 1;
}

```

outer.

inner must scope

Inheritance hierarchies.

```

parent { int a;
        void fc();
      }

child { int b
        void gc() { a = a * 2; }
  }

```

2. table implementation.

* storage. should be contiguous to reduce.
allocation / access cost
scalability

support change to the search path


scoped symbol table.

- one table for each scope. names defined in the scope go into the scope table.
- search path links the table together.
- on block entry: create a new table for the scope. add it to the front of the search path.


(111)

- on block exit: disconnect the table for the scope. discard it.

① `int x;` // add entry for x



② `double y;` // add entry for y




`x = 2;` // look up table.

`y = 5.0;`

③ {


`int a;` // update inner table



④ `a = 1;` // loop up table for a


`x = x + a;` // look up for a

look up x.



⑤ `double z;` // update for z


`z = y + x;` // look up x, y, z.



4.3.

1. tree. parse tree.


id + id.



AST: abstract syntax tree.

remove extraneous node from the parse.

id + id



int i, j ;


$i = 3$;

$j = 5$;

double x ;

assume

$x = \text{if } (i \leq 3 \text{ and also } j < 6) \text{ then } 3.0 \text{ else } 5.0$




2. *Control flow graph

*dependence graph.

① $a + b \rightarrow t_1$

② $c - d \rightarrow t_2$

③ $t_1 * t_2 \rightarrow t_3$



call graph.

4.4. linear IR.

ordered series of op. including jump and conditional branching op.

* one-address code } popular.
 * three-address code }
 two-address code.

①. one-address code: stack machine code.

$a - 2 * b$

push b // copy b from mem. to stack

push 2

multiply // pop 2 operands from stack
 // multiply.
 // push result into stack

push a

subtract //

* compact code. implicit name space.
 eliminate many names from IR.

JVM: instruction set.

byte code: name derives from its limited size. many operations use only a single byte.

② three-address code.

$a - 2 * b$

high level.

$2 \rightarrow t_1$

$b \rightarrow t_2$

$t_1 * t_2 \rightarrow t_3$

$a \rightarrow t_4$

$t_4 - t_3 \rightarrow t_3$

lower level. (ILOP). assembly code for a simple abstract machine with unlimited # of register

LoadI $C \Rightarrow r_x$

$C \rightarrow r_x$

Load $r_x \Rightarrow r_y$

$\text{mem}(r_x) \rightarrow r_y$

LoadAI $r_x, r_y \Rightarrow r_z$

$\text{mem}(r_x + r_y) \rightarrow r_z$

LoadAO $r_x, r_y \Rightarrow r_z$

$\text{mem}(r_x + r_y) \rightarrow r_z$

store $r_x \Rightarrow r_y$

$r_x \rightarrow \text{Mem}(r_y)$

storeAI $r_x \Rightarrow r_y, C_z$

$r_x \rightarrow \text{mem}(r_y + C_z)$

storeAO $r_x \rightarrow r_y, r_z$

$r_x \rightarrow \text{mem}(r_y + r_z)$

addI $r_x, C_y \Rightarrow r_z$

$r_x + C_y \rightarrow r_z$

add $r_x, r_y \Rightarrow r_z$

$r_x + r_y \rightarrow r_z$

...

* reasonable compact


* modern RISC machines use 3-address code

* separates name for operands and result.

give compile ~~room~~ freedom for optimization.

* support a wide range of operations.

a - b * 2 . ILLOC



LoadI $r_{arp}, \underline{a} \Rightarrow r_0$

LoadI $r_{arp}, @b \Rightarrow r_1$

multi $r_2, 2 \Rightarrow r_2$

sub $r_0, r_2 \Rightarrow r_3$

4.6. namespace — stripped.

4.7. placement of values in memory.

1. memory modes.

①. memory-to-memory.

values are stored in memory.

... either [a.] IR. support mem-to-mem op.

or [b.] op. move active value into register.
inactive value go back to memory.

- $a + b \rightarrow c$

[a.] add. @a; @b \Rightarrow @c.

[b.] Load @a \Rightarrow Vra.

Load @b \Rightarrow Vrb.

add Vra, Vrb \Rightarrow Vrc

store Vrc \Rightarrow @c.

② register-to-register .

whenever possible. (unambiguous), values are stored in virtual register.

$$a + b \Rightarrow c .$$

$$\text{add } Vra, Vrb \Rightarrow Vrc .$$

ambiguity
 $x = \&y$

$y++$

$(*x)++$

}

value should be in memory .

③. stack model .

value. have their primary home in memory
 compiler. moves. value onto/off stack

$$a + b \Rightarrow c .$$

push @a

push @b

add

pop -@c .

2. assign values to data areas .