

Data path and Control Path Example with Verilog

GCD Algorithm



Datapath

```
module datapath (clk, rst, in1, in2, a sel, b sel, a ld, b ld,
a gt b, a eq b, a lt b, output en, out);
input clk, rst;
input a sel, b sel, a ld, b ld;
output a gt b, a eq b, a lt b;
input output en;
output [7:0] out;
input [7:0] in1, in2;
wire [7:0] tain, tbin, taout, tbout, t1,t2;
subtractor S1(taout, tbout, t1);
subtractor S2(tbout, taout, t2);
mux M1(tain, a sel, t1, in1);
mux M2(tbin, b sel, t2, in2);
register R1(clk,rst, tain, a ld, taout);
register R2 (clk, rst, tbin, b ld, tbout);
register Rout (clk, rst, taout, output en, out);
comparator C1 (taout, tbout, a gt b, a eq b, a lt b);
endmodule
```



Inner modules of datapath

```
module comparator (a, b, a_gt_b, a_eq_b, a_lt_b);
input [7:0] a, b;
output reg a_gt_b, a_eq_b, a_lt_b;
always @(a or b)
begin
if (a>b)
{a_gt_b, a_eq_b, a_lt_b} = 3'b100;
else if (a==b)

{a_gt_b, a_eq_b, a_lt_b} = 3'b010;
else
{a_gt_b, a_eq_b, a_lt_b} = 3'b001;
end
endmodule
```

```
module register (clk, rst, in, lden, out);
input clk, rst;
input [7:0] in ;
input lden;
output reg [7:0] out;

always@ (posedge clk)
begin
if (rst ==1)
out<= 7'b00000000;
else if (lden ==1)
out <= in ;
end
endmodule</pre>
```

```
module mux (out, sel, in0, in1);
output reg [7:0] out;
input [7:0] in0, in1;
input sel;


always@ (sel or in0 or in1)
begin
if (sel == 0)
out = in0;
else
out =in1;
end
endmodule
```

```
module subtractor (in1, in2, out);
input [7:0] in1, in2;
output reg [7:0] out;
always@(in1 or in2)
begin
out = in1- in2;
end
endmodule
```


Top Module

```
module gcd machine (clk, rst, go, in1, in2, out, done);
input clk, rst, qo;
input [7:0] in1, in2;
output [7:0] out;
output done;
wire a gt b, a eq b, a lt b;
wire a ld, b ld, a sel, b sel;
wire output en;
controller C1 (clk, rst, go, a gt b, a eq b, a lt b, a ld, a sel,
b ld, b sel, output en, done);
datapath D1 (clk, rst, in1, in2, a sel, b sel, a ld, b ld,
a gt b, a eq b, a lt b, output en, out);
endmodule
```


Data path and Control Path



GCD State Machine



State Machine



```
module controller (clk, rst, go, a gt b, a eq b, a lt b, a ld,
                                                                      CLK
a sel, b ld, b sel, output en, done);
input clk, rst;
                                                                             CONTROLLER
input go;
                                                                      RST
input a gt b, a eq b, a lt b;
output reg a sel, b sel, a ld, b ld, done, output en;
reg [2:0] cState, nState;
parameter S0 = 3'b000;
parameter S1 = 3'b001;
parameter S2 = 3'b010;
parameter S3 = 3'b011;
                                                                                1 DONE
parameter S4 = 3'b100;
parameter S5 = 3'b101;
parameter S6 = 3'b110;
parameter S7 = 3'b111;
                                                                    a-9th
                                                      a-Se =1
                                                                     (dyb)
always@(posedge rst or posedge clk)
begin
if(rst ==1)
cState <=S0;
                                                                   ans
else
                                            SO: START
                                                                              OUTPUT_EN
cState <= nState;
                                            SI : LOAD VALUES
end
                                            SZ: WATT STATEL for inputs to lead)
                                                                             DONE=
                                            S3: COMPARISON STATE
                                                                              56:
                                                                             WAIT
                                            54: a-bel=0 and a-ld=1 [a=a-b]
```

55: b_sd=0 and b_1d=1 [b=b-a] DONE

1,GO

1112

inl

DATAPATH

OUTPUT

a-sel

b-41

RST -


app

acb

CUTTOT


EN

```
always@(go or a gt b or a lt b or a eq b or cState)
begin
 case (cState)
S0: begin
if (go == 0) nState = S0;
else nState = S1;
end
S1: nState = S2;
S2: nState = S3;
S3 :begin
if (a gt b == 1)
nState = S4;
else if (a lt b == 1)
nState = S5;
else nState = S7;
end
S4: nState =S6;
S5 : nState =S6;
S6 : nState = S3;
S7 : nState = S0;
default : nState =S0;
endcase
end
```




end

```
always @ (go or a gt b or a lt b or a eq b or cState)
begin
case (cState)
S0:
begin
a sel = 0;
b sel = 0;
a ld = 0;
b ld = 0;
done = 1;
output en =0;
end
S1:
begin
a sel = 1;
b sel = 1;
a ld = 1;
b ld = 1;
done = 0;
output en =0;
end
S2:
begin
a sel = 0;
b sel = 0;
a 1d = 0;
b ld = 0;
done = 0;
output en =0;
```



```
s3:
                            s7:
begin
a sel = 0;
                           begin
b sel = 0;
a ld = 0;
                            a sel = 0;
                           b sel = 0;
b ld = 0;
                            a ld = 0;
done = 0;
                           b ld = 0;
output en =0;
                            done = 1;
end
                            output en =1;
                            end
84:
                            default:
begin
a sel = 0;
                           begin
b sel = 0;
                           a_sel = 0;
a ld = 1;
                           b sel = 0;
b 1d = 0;
                           a 1d = 0;
done = 0;
                            b 1d = 0;
output en =0;
                            done = 0;
end
                            output en =0;
                            end
S5:
                            endcase
begin
                            end
a sel = 0;
b_sel = 0;
                            endmodule
a = 1d = 0;
b ld = 1;
done = 0;
output en =0;
end
S6:
begin
a sel = 0;
b sel = 0;
a ld = 0;
b 1d = 0;
done = 0;
output en =0;
end
```



Test Plan

TEST PLAN

- 1. Reset the chip
- 3. Turn on Go


 - 4. wait till done = 0
 - 5. Remove 90. FSM will start
 - 6. Wait till done =1
 - 7. Dutput is ready

Test Bench

```
`timescale 1ns/1ps
module Testbench;
reg clk t, rst t, go t;
reg [7:0] in1 t;
reg [7:0] in2 t;
wire [7:0] out t;
wire done t;
gcd machine GCD( clk t, rst t, go t, in1 t,
in2_t, out_t, done t);
always
begin
clk t <=0;
#25;
clk t <=1;
#25;
end
initial
begin
$dumpfile ("dump.vcd");
$dumpvars;
$dumpon;
#4000 $dumpoff;
end
```

```
begin
rst t <=1;
go_t <=0;
#100
rst t <=0;
in1 t <=10;
in2 t <=5;
#100;
go t <=1;
while (done t ==1)
begin
#50; end
go t <= 0;
while (done t !==1)
begin #50; end
$monitor ("done =%b out =%b", done t, out t);
#2000; $finish;
end
endmodule
```

Output



As an assignment

- Change the port mapping to named ports
- Make the same GCD machine work for 32 bit input
- Change the MUX module. Write it either using case statement or assign
- Write a structural description for the 32 bit substractor such that delay in the path is minimized.