
Computer Architecture and Organization

Miles Murdocca and Vincent Heuring



Chapter 5 – Datapath and Control

Chapter Contents


- **5.1 Basics of the Microarchitecture**
- 5.2 The Datapath
- **5.3 The Control Section Microprogrammed**
- **5.4 The Control Section Hardwired**
- 5.5 Case Study: The VHDL Hardware Description Language
- 5.6 Case Study: What Happens when a Computer Boots Up?

The Fetch-Execute Cycle


- The steps that the control unit carries out in executing a program are:
 - (1) Fetch the next instruction to be executed from memory.
 - (2) Decode the opcode.
 - (3) Read operand(s) from main memory, if any.
 - (4) Execute the instruction and store results, if any.
 - (5) Go to step 1.

High Level View of Microarchitecture

 The microarchitecture consists of the control unit and the programmer-visible registers, functional units such as the ALU, and any additional registers that may be required by the control unit.



A More Detailed View



Computer Architecture and Organization by M. Murdocca and V. Heuring

© 2007 M. Murdocca and V. Heuring

ARC Instruction Subset

Memory


Logic

Arithmetic

Control

Mnemonio	c Meaning							
ld	Load a register from memory							
st	Store a register into memory							
sethi	Load the 22 most significant bits of a register							
andcc	Bitwise logical AND							
orcc	Bitwise logical OR							
orncc	Bitwise logical NOR							
srl	Shift right (logical)							
addcc	Add							
call	Call subroutine							
jmpl	Jump and link (return from subroutine call)							
be	Branch if equal							
bneg	Branch if negative							
bcs	Branch on carry							
bvs	Branch on overflow							
ba	Branch always							

ARC Instruction Formats



ор	Format
00	SETHI/Branch
01	CALL
10	Arithmetic
11	Memory
	00

op2	Inst.
010	branch
100	sethi

33	op3 (o	p=10)
	010000	addcc
	010001	andcc
d)	010010	orcc
	010110	orncc
	100110	srl
	111000	jmpl
	15"	

00000	o ld
00010) st


cond	branch							
0001	be							
0101	bcs							
0110	bneg							
0111	bvs							
1000	ba							

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 0

PSR

Chapter 5 - Datapath and **Control**


ARC Datapath




ARC ALU Operations

F_3	F_2	F_1	F_0	Operation	Changes Condition Codes
0	0	0	0	ANDCC (A, B)	yes
0	0	0	1	ORCC (A, B)	yes
0	0	1	0	ORNCC(A, B)	yes
0	0	1	1	ADDCC (A, B)	yes
0	1	0	0	SRL (A, B)	no
0	1	0	1	AND (A, B)	no
0	1	1	0	OR (A, B)	no
0	1	1	1	ORN(A, B)	no
1	0	0	0	ADD (A, B)	no
1	0	0	1	LSHIFT2 (A)	no
1	0	1	0	LSHIFT10 (A)	no
1	0	1	1	SIMM13 (A)	no
1	1	0	0	SEXT13 (A)	no
1	1	0	1	INC (A)	no
1	1	1	0	INCPC (A)	no
1	1	1	1	RSHIFT5 (A)	no


Block Diagram of ALU




Gate-Level Layout of Barrel Shifter




Truth Table for (Most of the) ALU LUTs




Design of Register %r1



Outputs to Control Unit from Register %ir






Computer Architecture and Organization by M. Murdocca and V. Heuring

© 2007 M. Murdocca and V. Heuring

5-16


Microword Format




Settings for the COND Field of the Microword

C_2 C_1 C_0	Operation
0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1	Use NEXT ADDR Use JUMP ADDR if n = 1 Use JUMP ADDR if z = 1 Use JUMP ADDR if v = 1 Use JUMP ADDR if c = 1 Use JUMP ADDR if IR [13] = 1 Use JUMP ADDR DECODE

DECODE Format for Microinstruction Address



Timing Relationships for the Registers



Comment

Partial ARC Micro-pro gram

Address Operation Statements

```
/ Read an ARC instruction from main memory
   0: R[ir] ← AND(R[pc],R[pc]); READ;
   1: DECODE;
                                                / 256-way jump according to opcode
       / sethi
                                                / Copy imm22 field to target register
1152: R[rd] ← LSHIFT10(ir); GOTO 2047;
                                                / Save %pc in %r15
1280: R[15] \leftarrow AND(R[pc],R[pc]);
1281: R[temp0] \leftarrow ADD(R[ir],R[ir]);
                                                / Shift disp30 field left
1282: R[temp0] ← ADD(R[temp0], R[temp0]); / Shift again
1283: R[pc] ← ADD(R[pc],R[temp0]);
                                                / Jump to subroutine
      GOTO 0;
       / addcc
1600: IF R[IR[13]] THEN GOTO 1602;
                                                / Is second source operand immediate?
1601: R[rd] \leftarrow ADDCC(R[rs1], R[rs2]);
                                                / Perform ADDCC on register sources
      GOTO 2047;
                                                / Get sign extended simm13 field
1602: R[temp0] ← SEXT13(R[ir]);
                                                / Perform ADDCC on register/simm13
1603: R[rd] \leftarrow ADDCC(R[rs1], R[temp0]);
      GOTO 2047;
                                                / sources
       / andcc
                                                / Is second source operand immediate?
1604: IF R[IR[13]] THEN GOTO 1606;
                                                / Perform ANDCC on register sources
1605: R[rd] \leftarrow ANDCC(R[rs1], R[rs2]);
       GOTO 2047;
1606: R[temp0] ← SIMM13(R[ir]);
                                                / Get simm13 field
                                                / Perform ANDCC on register/simm13
1607: R[rd] \leftarrow ANDCC(R[rs1], R[temp0]);
       GOTO 2047;
       / orcc
                                                / Is second source operand immediate?
1608: IF R[IR[13]] THEN GOTO 1610;
1609: R[rd] \leftarrow ORCC(R[rs1], R[rs2]);
                                                / Perform ORCC on register sources
       GOTO 2047;
                                                / Get simm13 field
1610: R[temp0] ← SIMM13(R[ir]);
                                                / Perform ORCC on register/simm13 sources
1611: R[rd] \leftarrow ORCC(R[rs1], R[temp0]);
       GOTO 2047;
       / orncc
                                                / Is second source operand immediate?
1624: IF R[IR[13]] THEN GOTO 1626;
                                                / Perform ORNCC on register sources
1625: R[rd] \leftarrow NORCC(R[rs1], R[rs2]);
       GOTO 2047;
                                                / Get simm13 field
1626: R[temp0] ← SIMM13(R[ir]);
1627: R[rd] \leftarrow NORCC(R[rs1], R[temp0]);
                                                / Perform NORCC on register/simm13
                                                / sources
      GOTO 2047;
       / srl
                                                / Is second source operand immediate?
1688: IF R[IR[13]] THEN GOTO 1690;
                                                / Perform SRL on register sources
1689: R[rd] \leftarrow SRL(R[rs1], R[rs2]);
      GOTO 2047;
                                                / Get simm13 field
1690: R[temp0] ← SIMM13(R[ir]);
                                                / Perform SRL on register/simm13 sources
1691: R[rd] ← SRL(R[rs1], R[temp0]);
       GOTO 2047;
       / jmpl
1760: IF R[IR[13]] THEN GOTO 1762;
                                                / Is second source operand immediate?
                                                / Perform ADD on register sources
1761: R[pc] \leftarrow ADD(R[rs1], R[rs2]);
      GOTO 0;
```

Chapter 5 - Datapath and ched simm13 field Control

Partial ARC Microprogram (cont')

```
/ Get_sign extended simm13 field
1762: R[temp0] ← SEXT13(R[ir]);
                                               / Perform ADD on register/simm13 sources
1763: R[pc] ← ADD(R[rs1], R[temp0]);
      GOTO 0;
       / 1d
1792: R[temp0] \leftarrow ADD(R[rs1], R[rs2]);
                                               / Compute source address
       IF R[IR[13]] THEN GOTO 1794;
                                               / Place source address on A bus
1793: R[rd] ← AND(R[temp0], R[temp0]);
      READ: GOTO 2047:
1794: R[temp0] ← SEXT13(R[ir]);
                                               / Get_simm13 field for source address
1795: R[temp0] \leftarrow ADD(R[rs1], R[temp0]);
                                               / Compute source address
       GOTO 1793:
       / st
1808: R[temp0] \leftarrow ADD(R[rs1], R[rs2]);
                                               / Compute destination address
       IF R[IR[13]] THEN GOTO 1810;
                                               / Move rd field into position of rs2 field
1809: R[ir] ← RSHIFT5(R[ir]); GOTO 40;
                                                / by shifting to the right by 25 bits.
  40: R[ir] ← RSHIFT5(R[ir]);
  41: R[ir] ← RSHIFT5(R[ir]);
  42: R[ir] ← RSHIFT5(R[ir]);
  43: R[ir] ← RSHIFT5(R[ir]);
                                               / Place destination address on A bus and
  44: R[0] ← AND(R[temp0], R[rs2]);
       WRITE; GOTO 2047;
                                                  place operand on B bus
1810: R[temp0] ← SEXT13(R[ir]);
                                               / Get simm13 field for destination address
1811: R[temp0] \leftarrow ADD(R[rs1], R[temp0]);
                                               / Compute destination address
       GOTO 1809;
       / Branch instructions: ba, be, bcs, bvs, bneg
1088: GOTO 2:
                                               / Decoding tree for branches
   2: R[temp0] ← LSHIFT10(R[ir]);
                                               / Sign extend the 22 LSB's of %temp0
                                               / by shifting left 10 bits, then right 10
   3: R[temp0] ← RSHIFT5(R[temp0]);
   4: R[temp0] ← RSHIFT5(R[temp0]);
                                               / bits. RSHIFT5 does sign extension.
                                               / Move COND field to IR[13] by
   5: R[ir] ← RSHIFT5(R[ir]);
   6: R[ir] ← RSHIFT5(R[ir]);
                                               / applying RSHIFT5 three times. (The
                                               / sign extension is inconsequential.)
   7: R[ir] ← RSHIFT5(R[ir]);
                                               / Is it ba?
   8: IF R[IR[13]] THEN GOTO 12;
       R[ir] \leftarrow ADD(R[ir],R[ir]);
                                               / Is it not be?
   9: IF R[IR[13]] THEN GOTO 13;
      R[ir] \leftarrow ADD(R[ir],R[ir]);
  10: IF Z THEN GOTO 12;
                                               / Execute be
       R[ir] \leftarrow ADD(R[ir],R[ir]);
                                               / Branch for be not taken
  11: GOTO 2047;
                                               / Branch is taken
  12: R[pc] ← ADD(R[pc],R[temp0]);
       GOTO 0;
  13: IF R[IR[13]] THEN GOTO 16;
                                               / Is it bcs?
       R[ir] \leftarrow ADD(R[ir],R[ir]);
                                               / Execute bcs
  14: IF C THEN GOTO 12;
                                               / Branch for bcs not taken
  15: GOTO 2047;
  16: IF R[IR[13]] THEN GOTO 19;
                                               / Is it bys?
                                               / Execute bneg
  17: IF N THEN GOTO 12;
                                               / Branch for bneg not taken
  18: GOTO 2047;
                                               / Execute bys
  19: IF V THEN GOTO 12;
                                               / Branch for bvs not taken
  20: GOTO 2047;
2047: R[pc] ← INCPC(R[pc]); GOTO 0;
                                               / Increment %pc and start over
```

Translating the Microprogram

```
0: R[ir] ← AND(R[pc],R[pc]); READ;


A B C
M M M
U URW
A X B X C XDR ALU COND JUMP ADDR
```

```
1: DECODE; /256-way jump according to opcode
```

```
A B C
M M M
U URW
A X B X C XDR ALU COND JUMP ADDR
```

Branch Decoding

 Decoding tree for branch instructions shows corresponding microprogram lines:



	co	nd		
28	27	26	25	branch
0	0	0	1	be
0	1	0	1	bcs
0	1	1	0	bneg
0	1	1	1	bvs
1	0	0	0	ba

Assembled ARC Microprogra m

5-24

							A							В							C																				ol
Microst	ore						M U							M U							M	D	W																		
Addre	SS		1	١			X			I	3			X			(7					R		Δ	LU	1	CC	N	D			ш	м	р	ΑĽ	חמ	R			
	Г					- 3	Г	Г	10000			vanat s	50 0004	П		or re-	-			7										Т											
0													200							- 1							- 1			- 1								0		100	
1													100																	- 1				0 (0	0	0	0	0	0	
													100													1	- 1			- 1					-	_	1	_	1	_	
							88	27.					120		250					0.00							- 1			- 1								0		8.3	
1281								200						753	3523					1	0.00			100						- 1								0		3.3	
1282								- 3					200	100	1000					0.01	0.00	100		323.3			- 1			- 1								0		808	
1283							100						360	10.50						0.00	200	1888	1000	3.44			-											0		33	
1600	3.5												330	200	3333						234	1883								- 1						0	0	0	1	0	
1601		0					185	1.6					350	333	2000					323	100	180	1985			1										. 1	1		1	1	
1602								0.00					0.50	3.3	23.00						100	100	100	1000		0												0	0	0	
1603	122												-3/1/	3.2	50230					000	100	1000	100			1												1	1	1	
1604	200							88.0					203	1000	2000						1000	100	100	200														1	1	0	
1605								200						1000	0.00					200	16.0	172				0	- 1												1	33.0	
1606													3.500		CONT.							77.2	100														0	0	0	0	
1607	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	0	1:	1 1	L 1	L 1	. 1	. 1	1	1	1	1	
1608	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	0	1	1:	LC) () 1	. 0	0	1	0	1	0	
1609	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	1	1	1	0	1:	1 1	L 1	L 1	. 1	. 1	1	1	1	1	
	1	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0	1	1	0	0	0) (0 0) (0	0	0	0	0	0	0	
1611	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1	1	0	1:	1 1	L 1	L 1	. 1	. 1	1	1	1	1	
1624	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	0	1	1:	1 () (1	. 0	1	1	0	1	0	
1625	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	1	0	1	1	0	1 :	1 1	L 1	L 1	. 1	. 1	1	1	1	1	
1626	1	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0	1	1	0	0	0) (0 0) (0	0	0	0	0	0	0	
1627	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	1	0	1	1	0	1	1 1	L 1	L 1	. 1	. 1	1	1	1	1	
1688	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1:	LC) 1	LC	0	1	1	0	1	0	
1689	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	1	0	0	1	1	0	1	1 1	1	L 1	. 1	. 1	1	1	1	1	
1690	1	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0	1	1	0	0	0) (0 0	0	0	0	0	0	0	0	0	
1691	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	1	0	0	1	1	0	1:	1 1	1	L 1	. 1	. 1	1	1	1	1	
1760	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	0	1	1	LC) 1	1	. 1	. 0	0	0	1	0	
1761	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	1	0	0	0	1	1	0) (0 0) (0	0	0	0	0	0	0	
1762	1	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0) (0 0) (0	0	0	0	0	0	0	
1763	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	0	1	1	0) (0 0) () (0	0	0	0	0	0	
1792	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	1	0	0	0	1	0	1	1:	1 1	_ () (0	0	0	0	1	0	

© 2007 M. Murdocca and V. Heuring

Chapter 5 - Datapath and

5-25 A B C M M M M

Assembled ARC ARC Microprogram (cont')

		U	J	U		URW			10
	A	Х		X	C	XDR	ALU COND	JUMP ADDR	-70
1793	1000	010	1000	01000	0000	1100	10111011	11111111	1
1794	1001	010	0000	00010	0001	0001	10000000	000000000	0
1795	0000	001	1000	01010	0001	0001	00011011	110000000	1
1808	0000	001	0000	00110	0001	0001	0001011	110001001	0
1809	1001	010	0000	00010	0101	0001	11111000	000010100	0
40	1001	010	0000	00010	0101	0001	11100000	00000000	0
41	1001	010	0000	00010	0101	0001	11100000	000000000	0
42	1001	010	0000	00010	0101	0001	11100000	00000000	0
43	1001	010	0000	00010	0101	0001	11100000	000000000	0
44	1000	010	0000	00100	0000	0010	10111011	111111111	1
1810	1001	010	0000	00010	0001	0001	10000000	000000000	0
1811	0000	001	1000	01010	0001	0001	00011011	110001000	1
1088	0000	000	0000	00000	0000	0000	10111000	00000001	0
2	1001	010	0000	00010	0001	0001	01000000	000000000	0
3	1000	010	0000	00010	0001	0001	11100000	000000000	0
4	1000	010	0000	00010	0001	0001	11100000	000000000	0
5	1001	010	0000	00010	0101	0001	.11100000	000000000	0
	1001	010	0000	00010	0101	0001	11100000	000000000	0
7	1001	010	0000	00010	0101	0001	11100000	00000000	0
8	1001	010	1001	00010	0101	0001	00010100	000000110	0
9	1001	010	1001	00010	0101	0001	00010100	000000110	1
10	1001	010	1001	00010	0101	0001	00001000	00000110	0
11	0000	000	0000	00000	0000	0000	10111011	11111111	1
12	1000	000	1000	01010	0000	0001	00011000	000000000	0
13	1001	010	1001	01010	0101	0001	00010100	000001000	0
14	0000	000	0000	00000	0000	0000	10110000	00000110	0
15	0000	000	0000	0 0 0 0 0	0000	0000	10111011	111111111	1
16	0000	000	0000	0 0 0 0 0	0000	0000	10110100	000001001	1
17		M. 1988				28 27 33 33	10100100		0
18		100000000000000000000000000000000000000		뭐요? 맛들게 나무게 다 뭐요. 것			10111011		1
19				경영환경에 많이 나고있다			10101100		0
20				근걸하는데 그걸 나 이번에		55 ST 35 30	10111011		200
2047	1000	000	0000	00010	0000	0001	11011000	00000000	0

Computer Architecture and Organization by M. Murdocca and V. Heuring

© 2007 M. Murdocca and V. Heuring

Example: Add the subcc Instruction

• Consider adding instruction subcc (subtract) to the ARC instruction set. subcc uses the Arithmetic format and op3 = 001100.

```
1584: R[temp0] \leftarrow SEXT13(R[ir]);
                                               / Extract rs2 operand
                                               / Is second source immediate?
       IF IR[13] THEN GOTO 1586;
                                               / Extract sign extended immediate operand
1585: R[temp0] \leftarrow R[rs2];
1586: R[temp0] ← NOR(R[temp0], R[0]); / Form one's complement of subtrahend
1587: R[temp0] ← INC(R[temp0]); GOTO 1603; / Form two's complement of subtrahend
                                           URW
                                           XDR
                                                 ALU COND
                                                                 JUMP ADDR
 1585
  1586
  1587
```

Branch Table


• A branch table for trap handlers and interrupt service routines:

Address	Contents	Trap Handler
	•	
60	JUMP TO 2000	Illegal instruction
64	JUMP TO 3000	Overflow
68	JUMP TO 3600	Underflow
72	JUMP TO 5224	Zerodivide
76	JUMP TO 4180	Disk
80	JUMP TO 5364	Printer
84	JUMP TO 5908	TTY
88	JUMP TO 6048	Timer
	*	


Microprogramming vs. Nanoprogramming

(a)
Micropro-gram
ming,

(b) nanoprogramming.



Total Area =
$$n \times w = 2048 \times 41 = 83,968$$
 bits



Microprogram Area =
$$n \times k = 2048 \times 7$$

= 14,336 bits
Nanoprogram Area = $m \times w = 100 \times 41$
= 4100 bits
Total Area = 14,336 + 4100 = 18,436 bits
(b)

(a)

Hardware Description Language

 HDL sequence for a resettable modulo 4 counter.


```
MODULE: MOD 4 COUNTER.
               INPUTS: x.
OUTPUTS: Z[2].
 Preamble
                MEMORY:
                0: Z \leftarrow 0,0;
                    GOTO \{0 \text{ CONDITIONED ON } x,
                              1 CONDITIONED ON \overline{x} \}.
                1: Z \leftarrow 0,1;
                    GOTO \{0 \text{ CONDITIONED ON } x,
Statements
                              2 CONDITIONED ON \overline{x} \}.
                2: Z \leftarrow 1,0;
                    GOTO \{0 \text{ CONDITIONED ON } x,
                              3 CONDITIONED ON \overline{x} \right\}.
                3: Z \leftarrow 1,1;
                    GOTO 0.
```

Epilogue FIND SEQUENCE.

END MOD 4 COUNTER.

Circuit Derived from HDL

Logic design for a modulo 4 counter described in HDL.



HDL for ARC

 HDL description of the ARC control unit.

```
MODULE: ARC CONTROL UNIT.
INPUTS:
OUTPUTS: C, N, V, Z. ! These are set by the ALU
MEMORY: R[16][32], pc[32], ir[32], temp0[32], temp1[32], temp2[32],
        temp3[32].
0: ir ← AND(pc, pc); Read ← 1;
                                        ! Instruction fetch
    ! Decode op field
1: GOTO {2 CONDITIONED ON ir[31] xir[30], ! Branch/sethi format: op=00
         4 CONDITIONED ON ir[31] xir[30], ! Call format: op=01
         8 CONDITIONED ON ir[31] xir[30], ! Arithmetic format: op=10
        10 CONDITIONED ON ir[31] xir[30] }. ! Memory format: op=11
    ! Decode op2 field
2: GOTO 19 CONDITIONED ON ir [24].
                                          ! Goto 19 if Branch format
3: R[rd] ← ir[imm22];
                                           ! sethi
   GOTO 20.
4: R[15] ← AND(pc, pc).
                                          ! call: save pc in register 15
5: temp0 \leftarrow ADD(ir, ir).
                                          ! Shift disp30 field left
6: temp0 ← ADD(ir, ir).
                                          ! Shift again
7: pc ← ADD(pc, temp0); GOTO 0.
                                          ! Jump to subroutine
    ! Get second source operand into temp0 for Arithmetic format
8: temp0 ← { SEXT13(ir) CONDITIONED ON ir[13]×NOR(ir[19:22]),
  R[rs2] CONDITIONED ON ir[13] XNOR(ir[19:22]),
                                                                   ! addcc
  SIMM13(ir) CONDITIONED ON ir[13] XOR(ir[19:22]), ! Remaining
  R[rs2] CONDITIONED ON ir[13] ×OR(ir[19:22])}. ! Arithmetic instructions
    ! Decode op3 field for Arithmetic format
9: R[rd] ← {
    ADDCC(R[rs1], temp0) CONDITIONED ON XNOR(IR[19:24], 010000), ! addcc
    ANDCC(R[rs1], temp0) CONDITIONED ON XNOR(IR[19:24], 010001), ! andcc
    ORCC(R[rs1], temp0) CONDITIONED ON XNOR(IR[19:24], 010010),
    NORCC(R[rs1], temp0) CONDITIONED ON XNOR(IR[19:24], 010110), ! orncc
    SRL(R[rs1], temp0) CONDITIONED ON XNOR(IR[19:24], 100110),
                                                                   ! srl
    ADD(R[rs1], temp0) CONDITIONED ON XNOR(IR[19:24], 111000)}; ! jmpl
    GOTO 20.
    ! Get second source operand into temp0 for Memory format
10: temp0 ← {SEXT13(ir) CONDITIONED ON ir[13],
               R[rs2] CONDITIONED ON ir[13] }.
11: temp0 \leftarrow ADD(R[rs1], temp0).
    ! Decode op3 field for Memory format
    GOTO {12 CONDITIONED ON ir[21],
                                                                  ! ld
          13 CONDITIONED ON ir[21] }.
                                                                  ! st
12: R[rd] \leftarrow AND(temp0, temp0); Read \leftarrow 1; GOTO 20.
13: ir ← RSHIFT5(ir).
```


HDL for ARC (cont')

```
14: ir \leftarrow RSHIFT5(ir).
15: ir \leftarrow RSHIFT5(ir).
16: ir \leftarrow RSHIFT5(ir).
17: ir \leftarrow RSHIFT5(ir).
18: r0 \leftarrow AND(temp0, R[rs2]); Write \leftarrow 1; GOTO 20.
19: pc ← { ! Branch instructions
    ADD(pc, temp0) CONDITIONED ON ir[28] + ir[28] xir[27] xZ +
         ir[28]xir[27]xir[26]xC + ir[28]xir[27]xir[26]xir[25]xN +
         ir[28]xir[27]xir[26]xir[25]xV,
    INCPC(pc) CONDITIONED ON ir[28] xir[27] xZ +
         ir[28] \times ir[27] \times ir[26] \times C + ir[28] \times ir[27] \times ir[26] \times ir[25] \times N +
         ir[28]xir[27]xir[26]xir[25]xV};
    GOTO 0.
20: pc ← INCPC(pc); GOTO 0.
END SEQUENCE.
END ARC CONTROL UNIT.
```

Chapter 5 - Datapath and


HDL ARC Circuit

 The hardwired control section of the ARC: generation of the control signals.



HDL ARC Circuit (cont')

 Hardwired control section of the ARC: signals from the data section of the control unit to the datapath.



Case Study: The VHDL Hardware Description Language

• The majority function. a) truth table, b) AND-OR implementation, c) black box representation.

Minterm Index	A B C	F	A B C	
0 1 2 3	$ \begin{array}{ccccc} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \end{array} $	0 0 0	$\overline{A}BC$	A B C Majority Function
5 6 7	1 0 0 1 0 1 1 1 0 1 1 1	1 0 1 1	$A \overline{B} C$ $A B \overline{C}$ $A B C$	Function F
	a)		b)	c)

VHDL Specification

Interface specification for the majority component

```
-- Interface
    entity MAJORITY is
         port
        (A IN, B IN, C IN: in BIT
             F OUT: out BIT);
    end MAJORITY;
 Behavioral model for the majority component
        -- Body
    architecture LOGIC SPEC of MAJORITY is
    begin
    -- compute the output using a Boolean expression
    F OUT <= (not A IN and B IN and C IN) or
            (A IN and not B IN and C IN) or
            (A IN and B IN and not C IN) or
Computer Architecture and Organization by M. Murdocca and V. Heuring
                                                © 2007 M. Murdocca and V. Heuring
            (A IN and B IN and C IN) after 4 
m ns
```

VHDL Specification (cont')

```
-- Package declaration, in library WORK
package LOGIC GATES is
component AND3
    port (A, B, C : in BIT; X : out BIT);
end component;
component OR4
    port (A, B, C, D : in BIT; X : out BIT);
end component;
component NOT1
    port (A : in BIT; X : out BIT);
end component;
-- Interface
entity MAJORITY is
    port
```

Computer Archite of the arte Norgani ation I M. Mardo I Nand VI Touring IT

T OTTO ALL DITTO

VHDL Specification (cont')

```
-- Body
   -- Uses components declared in package LOGIC GATES
   -- in the WORK library
   -- import all the components in WORK.LOGIC GATES
   use WORK.LOGIC GATES.all
   architecture LOGIC SPEC of MAJORITY is
   -- declare signals used internally in MAJORITY
   signal A BAR, B BAR, C BAR, I1, I2, I3, I4: BIT;
   begin
   -- connect the logic gates
   NOT 1 : NOT1 port map (A IN, A BAR);
   NOT 2 : NOT1 port map (B_IN, B_BAR);
   NOT 3 : NOT1 port map (C IN, C BAR);
   AND 1: AND3 port map (A BAR, B IN, C IN, I1);
   AND 2 : AND3 port map (A IN, B_BAR, C_IN, I2);
   AND 3: AND3 port map (A IN, B IN, C BAR, I3);
Computantile fure and Antipide fur further and Valeuting, BIN, CIMP, 2007 M. Murdocca and V. Heuring
```