```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
--> Reading design: tx uart.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
       9.1) Device utilization summary
        9.2) Partition Resource Summary
        9.3) TIMING REPORT
______
    Synthesis Options Summary
______
---- Source Parameters
                                  : "tx uart.prj"
Input File Name
                                  : mixed
Input Format
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                : "tx_uart"
: NGC
Output Format
                                  : xc3s200-4-ft256
Target Device
---- Source Options
Top Module Name
                                  : tx uart
Top Module Name : tx_uare
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style
                                  : LUT
                                   : Yes
RAM Extraction
RAM Style : Auto
ROM Extraction : Yes
Mux Style : Auto
Decoder Extraction : YES
Priority Encoder Extraction : Yes
Shift Register Extraction : YES
Logical Shifter Extraction : YES

XOR Collapsing : YES
                                  : Auto
                                  : Auto
```

: YES

XOR Collapsing

ROM Style : Auto Mux Extraction : Yes Resource Sharing : YES Asynchronous To Synchronous : NO Multiplier Style : Auto Automatic Register Balancing : No ---- Target Options : YES Add IO Buffers Global Maximum Fanout : 100000 Add Generic Clock Buffer(BUFG) : 8 Register Duplication
Slice Packing : YES Slice Packing Optimize Instantiated Primitives : NO Use Clock Enable : Yes Use Synchronous Set : Yes
Use Synchronous Reset : Yes
Pack IO Registers into IOBs : Auto Equivalent register Removal : YES ---- General Options : Speed Optimization Goal Optimization Effort : 1 Keep Hierarchy : No Netlist Hierarchy : As Optimized : Yes RTL Output Global Optimization : AllClockNets Read Cores Write Timing Constraints Cross Clock Analysis : NO : NO Hierarchy Separator Case Specifier Case Specifier
Slice Utilization Ratio
BRAM Utilization Ratio
Verilog 2001 : Maintain : 100 Verilog 2001 : YES Auto BRAM Packing : NO Slice Utilization Ratio Delta : 5 \_\_\_\_\_\_ \_\_\_\_\_\_ HDL Compilation \_\_\_\_\_ Compiling vhdl file "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/tx uart.vhd" in Library work. Entity <tx uart> compiled. Entity <tx uart> (Architecture <behavioral>) compiled. \_\_\_\_\_\_ \* Design Hierarchy Analysis \_\_\_\_\_\_ Analyzing hierarchy for entity <tx uart> in library <work> (architecture <behavioral>). \_\_\_\_\_\_ HDL Analysis \_\_\_\_\_\_ Analyzing Entity <tx uart> in library <work> (Architecture <behavioral>).

WARNING: Xst: 819 - "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/tx\_uart.vhd" line 69: One

or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are: <tx start> Entity <tx uart> analyzed. Unit <tx uart> generated. \_\_\_\_\_\_ HDL Synthesis \_\_\_\_\_\_ Performing bidirectional port resolution... Synthesizing Unit <tx uart>. Related source file is "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/tx uart.vhd". Found finite state machine <FSM 0> for signal <current state>. \_\_\_\_\_\_\_ | States | 4 | Transitions | 12 | 4 | Inputs Outputs | 4 | Clock | clk (rising edge) | Reset | rst (positive) Found 4-bit register for signal <n reg>. Found 4-bit adder for signal <n reg\$addsub0000> created at line 114. Found 4-bit adder for signal <s\$add0000> created at line 95. Found 4-bit register for signal <s reg>. Summary: inferred 1 Finite State Machine(s). inferred 8 D-type flip-flop(s). inferred 2 Adder/Subtractor(s). Unit <tx uart> synthesized. \_\_\_\_\_\_ HDL Synthesis Report Macro Statistics # Adders/Subtractors : 2 4-bit adder : 2 # Registers : 2 4-bit register \_\_\_\_\_\_ \_\_\_\_\_\_ Advanced HDL Synthesis \_\_\_\_\_\_ Analyzing FSM <FSM 0> for best encoding.

Optimizing FSM <current state/FSM> on signal <current state[1:2]> with gray encoding.

State | Encoding

```
idle | 00
start | 01
data | 11
stop | 10
______
______
Advanced HDL Synthesis Report
Macro Statistics
# FSMs
                               : 1
# Adders/Subtractors
                               : 2
4-bit adder
# Registers
Flip-Flops
______
______
              Low Level Synthesis
______
Optimizing unit <tx uart> ...
<u>WARNING</u>: Xst:1293 - FF/Latch <n_reg_3> has a constant value of 0 in block <tx_uart>. This
FF/Latch will be trimmed during the optimization process.
WARNING: Xst:1293 - FF/Latch <n reg 3> has a constant value of 0 in block <tx uart>. This
FF/Latch will be trimmed during the optimization process.
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tx_uart, actual ratio is 0.
Final Macro Processing ...
______
Final Register Report
Macro Statistics
                               : 9
# Registers
                               : 9
Flip-Flops
______
______
   Partition Report
______
Partition Implementation Status
-----
No Partitions were found in this design.
______
                Final Report
______
Final Results
```

RTL Top Level Output File Name : tx\_uart.ngr
Top Level Output File Name : tx\_uart Output Format : NGC

Optimization Goal Keep Hierarchy	: Speed : No					
Design Statistics	1.4					
# IOs	: 14					
Cell Usage :						
# BELS	: 30					
# LUT2	: 2					
LUT2 L	: 2					
# LUT3	: 5					
LUT3 L	: 1					
# LUT4	: 15					
	: 2					
# LUT4_L # MUXF5	: 3					
# FlipFlops/Latches	: 9					
FDC	: 9					
Clock Buffers	: 1					
BUFGP	: 1					
IO Buffers	: 13					
# IBUF	: 11					
# OBUF 	: 2					
Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: Number of GCLKs:	2° 14	9 out 7 out 4 4 out	of of	1920 3840 3840 173 8	0% 0% 8%	
Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: Number of GCLKs:	27	9 out 7 out 4 4 out	of of	3840 3840 173	0% 0% 8%	
Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: Number of GCLKs: Partition Resource Summary:  No Partitions were found in th	2 1 1 1 :	9 out 7 out 4 4 out 1 out	of of of	3840 3840 173 8	0% 0% 8% 12%	
Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: Number of GCLKs:  Partition Resource Summary:  No Partitions were found in the	is design.  ONLY A SYNTHATION PLEAS	9 out 7 out 4 4 out 1 out	of of of	3840 3840 173 8	0% 0% 8% 12%	
Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: Number of GCLKs:  Partition Resource Summary:  No Partitions were found in the  FIMING REPORT  NOTE: THESE TIMING NUMBERS ARE OF FOR ACCURATE TIMING INFORM GENERATED AFTER PLACE-and-  Clock Information:	only A SYNTHATION PLEAS	9 out 7 out 4 out 1 out HESIS I	of of of estin	3840 3840 173 8	0% 8% 12%	ORT
Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: Number of GCLKs:  Partition Resource Summary:  No Partitions were found in the  FIMING REPORT  NOTE: THESE TIMING NUMBERS ARE OF ACCURATE TIMING INFORM GENERATED AFTER PLACE-and-  Clock Information:  Clock Signal	27 14 16 27 28 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	9 out 7 out 4 4 out 1 out ESE REFI	of of of of r(FF	3840 3840 173 8 MATE. D THE TR	0% 8% 12%	ORT
Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: Number of GCLKs:  Partition Resource Summary:  No Partitions were found in the  IMMING REPORT  NOTE: THESE TIMING NUMBERS ARE OF FOR ACCURATE TIMING INFORM GENERATED AFTER PLACE-and-  Clock Information:	27 14 16 27 28 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	9 out 7 out 4 4 out 1 out ESE REFI	of of of of r(FF	3840 3840 173 8 MATE. D THE TR	0% 8% 12%	ORT

Asynchronous Control Signals Information:

```
Control Signal
                        | Buffer(FF name)
-----+
                        | IBUF
                                    | 9 |
rst
-----
Timing Summary:
______
Speed Grade: -4
  Minimum period: 5.546ns (Maximum Frequency: 180.310MHz)
  Minimum input arrival time before clock: 5.831ns
  Maximum output required time after clock: 11.086ns
  Maximum combinational path delay: 10.593ns
Timing Detail:
_____
All values displayed in nanoseconds (ns)
______
Timing constraint: Default period analysis for Clock 'clk'
 Clock period: 5.546ns (frequency: 180.310MHz)
 Total number of paths / destination ports: 67 / 9
______
              5.546ns (Levels of Logic = 3)
Delay:
 Source:
             s_reg_2 (FF)
 Destination: current_state_FSM_FFd2 (FF)
Source Clock: clk rising
 Destination Clock: clk rising
 Data Path: s reg 2 to current state FSM FFd2
                 Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   _____
                2 0.720 1.072 s_reg_2 (s_reg_2)
   FDC:C->Q
   LUT4:I1->0
                  6 0.551 1.071 s reg mux0000<0>21 (N7)
   (current state FSM FFd2-In6)
   LUT4:I3->0 1 0.551 0.000 current_state_FSM_FFd2-In38
(current state FSM FFd2-In)
   FDC:D
                     0.203 current state FSM FFd2
                      5.546ns (2.576ns logic, 2.970ns route)
  Total
                            (46.4% logic, 53.6% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
 Total number of paths / destination ports: 10 / 9
______
Offset:
              5.831ns (Levels of Logic = 4)
 Source:
              s tick (PAD)
 Destination: current_state_FSM_FFd2 (FF)
 Destination Clock: clk rising
 Data Path: s tick to current state FSM FFd2
                     Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   IBUF:I->0 4 0.821 1.256 s tick IBUF (s tick IBUF)
```

6 0.551 1.071 s reg mux0000<0>21 (N7)

LUT4:I0->O

1 0.551 0.827 current state FSM FFd2-In6 LUT3:I2->0 (current state FSM FFd2-In6) LUT4:I3->0 1 0.551 0.000 current state FSM FFd2-In38

(current state FSM FFd2-In)

0.203 current\_state\_FSM\_FFd2 FDC:D

-----

Total 5.831ns (2.677ns logic, 3.154ns route) (45.9% logic, 54.1% route)

\_\_\_\_\_\_

Timing constraint: Default OFFSET OUT AFTER for Clock 'clk' Total number of paths / destination ports: 14 / 2

\_\_\_\_\_\_

Offset: 11.086ns (Levels of Logic = 4)

Ffset: 11.0%6ns (Le Source: n\_reg\_0 (FF) tx (PAD) Source Clock: clk rising

Data Path: n reg 0 to tx

Net Gate Cell:in->out fanout Delay Delay Logical Name (Net Name) 9 0.720 1.463 n\_reg\_0 (n\_reg\_0) 1 0.551 0.000 tx44\_F (N21) FDC:C->Q LUT4:I0->O 1 0.360 0.996 tx44 (tx44) MUXF5:I0->0 LUT4:I1->O 1 0.551 0.801 tx140 (tx OBUF) 5.644 OBUF:I->O tx OBUF (tx) -----

11.086ns (7.826ns logic, 3.260ns route) Total (70.6% logic, 29.4% route)

\_\_\_\_\_\_

Timing constraint: Default path analysis

Total number of paths / destination ports: 8 / 1

\_\_\_\_\_\_

elay: 10.593ns (Levels of Logic = 5)
Source: din<5> (PAD) Delay:

Destination: tx (PAD)

Data Path: din<5> to tx

Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
IBUF:I->O LUT4:I2->O MUXF5:I0->O LUT4:I1->O OBUF:I->O	1 1 1 1	0.821 0.551 0.360 0.551 5.644	0.000 0.996	din_5_IBUF (din_5_IBUF) tx44_F (N21) tx44 (tx44) tx140 (tx_OBUF) tx_OBUF (tx)

Total 10.593ns (7.927ns logic, 2.666ns route) (74.8% logic, 25.2% route)

\_\_\_\_\_\_

Total REAL time to Xst completion: 4.00 secs Total CPU time to Xst completion: 3.73 secs

-->

Number of errors : 0 ( 0 filtered)
Number of warnings : 3 ( 0 filtered)
Number of infos : 0 ( 0 filtered)