```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
--> Reading design: rx uart.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
       9.1) Device utilization summary
        9.2) Partition Resource Summary
        9.3) TIMING REPORT
______
    Synthesis Options Summary
______
---- Source Parameters
                                  : "rx uart.prj"
Input File Name
                                   : mixed
Input Format
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                : "rx_uart"
: NGC
Output Format
                                  : xc3s200-4-ft256
Target Device
---- Source Options
Top Module Name
                                  : rx uart
Top Module Name : rx_uare
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style
                                  : LUT
                                   : Yes
RAM Extraction
RAM Style : Auto
ROM Extraction : Yes
Mux Style : Auto
Decoder Extraction : YES
Priority Encoder Extraction : Yes
Shift Register Extraction : YES
Logical Shifter Extraction : YES

XOR Collapsing : YES
                                  : Auto
                                  : Auto
```

: YES

XOR Collapsing

ROM Style : Auto
Mux Extraction : Yes
Resource Sharing : YES
Asynchronous To Synchronous : NO
Multiplier Style : Auto
Automatic Register Balancing : No

---- Target Options

Add IO Buffers : YES
Global Maximum Fanout : 100000
Add Generic Clock Buffer(BUFG) : 8
Register Duplication : YES
Slice Packing : YES
Optimize Instantiated Primitives : NO
Use Clock Enable : Yes
Use Synchronous Set : Yes
Use Synchronous Reset : Yes

Use Synchronous Reset : Yes
Pack IO Registers into IOBs : Auto
Equivalent register Removal : YES

---- General Options

Optimization Goal : Speed Optimization Effort : 1 Keep Hierarchy : No

Netlist Hierarchy : As_Optimized

RTL Output : Yes

Global Optimization : AllClockNets

Read Cores : YES
Write Timing Constraints : NO
Cross Clock Analysis : NO
Hierarchy Separator : /
Bus Delimiter : <>

Case Specifier : Maintain

Slice Utilization Ratio : 100
BRAM Utilization Ratio : 100
Verilog 2001 : YES
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5

* HDL Compilation *

 $\frac{\text{WARNING}}{\text{WARNING}}: \text{HDLParsers}: 3607 - \text{Unit work/rx_uart is now defined in a different file. It was defined in "C:/CPE_USERS/-ESE-VHDL-UART-master/UART/rx_uart.vhd", and is now defined in "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/rx_uart.vhd".}$

<u>WARNING</u>:HDLParsers:3607 - Unit work/rx_uart/Behavioral is now defined in a different file. It was defined in "C:/CPE_USERS/-ESE-VHDL-UART-master/UART/rx_uart.vhd", and is now defined in "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/rx uart.vhd".

Compiling vhdl file "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/rx_uart.vhd" in Library work.

Architecture behavioral of Entity rx uart is up to date.

* Design Hierarchy Analysis *

Analyzing hierarchy for entity <rx uart> in library <work> (architecture <behavioral>).

*	HDL Analysis

Analyzing Entity <rx uart> in library <work> (Architecture <behavioral>).

WARNING:Xst:819 - "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/rx_uart.vhd" line 65: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:

<s>, <current_state>, <rx>, <internal_dout>
Entity <rx uart> analyzed. Unit <rx uart> generated.

* HDL Synthesis *

Performing bidirectional port resolution...

Synthesizing Unit <rx uart>.

Related source file is "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/rx uart.vhd".

<u>WARNING</u>:Xst:737 - Found 1-bit latch for signal <internal_dout_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

<u>WARNING</u>:Xst:737 - Found 1-bit latch for signal <internal_dout_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

<u>WARNING</u>:Xst:737 - Found 1-bit latch for signal <internal_dout_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

<u>WARNING</u>:Xst:737 - Found 1-bit latch for signal <internal_dout_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

<u>WARNING</u>:Xst:737 - Found 1-bit latch for signal <internal_dout_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

<u>WARNING</u>:Xst:737 - Found 1-bit latch for signal <internal_dout_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

<u>WARNING</u>:Xst:737 - Found 1-bit latch for signal <internal_dout_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

<u>WARNING</u>:Xst:737 - Found 1-bit latch for signal <internal_dout_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

Using one-hot encoding for signal <current state>.

<u>WARNING</u>:Xst:737 - Found 4-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.

<u>WARNING</u>:Xst:737 - Found 3-bit latch for signal <n>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.

INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should

```
carefully review if it was in your intentions to describe such a latch.
WARNING: Xst: 737 - Found 4-bit latch for signal <s>. Latches may be generated from
incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD
designs, as they may lead to timing problems.
INFO: Xst: 2371 - HDL ADVISOR - Logic functions respectively driving the data and gate
enable inputs of this latch share common terms. This situation will potentially lead to
setup/hold violations and, as a result, to simulation problems. This situation may come
from an incomplete case statement (all selector values are not covered). You should
carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <dout>. Latches may be generated from
incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD
designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate
enable inputs of this latch share common terms. This situation will potentially lead to
setup/hold violations and, as a result, to simulation problems. This situation may come
from an incomplete case statement (all selector values are not covered). You should
carefully review if it was in your intentions to describe such a latch.
   Found 4-bit register for signal <current state>.
   Found 4-bit comparator greatequal for signal <internal dout 0$cmp ge0000> created at
line 138.
   Found 3-bit adder for signal <n$addsub0000> created at line 141.
   Found 4-bit comparator less for signal <n$cmp lt0000> created at line 138.
   Found 4-bit comparator less for signal <next state$cmp lt0000> created at line 107.
   Found 4-bit adder for signal <s int$add0000> created at line 101.
   Summary:
      inferred 2 Adder/Subtractor(s).
      inferred 3 Comparator(s).
Unit <rx uart> synthesized.
______
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
                                               : 2
3-bit adder
                                               : 1
4-bit adder
# Registers
                                               : 1
4-bit register
                                               : 1
# Latches
                                               : 12
1-bit latch
3-bit latch
                                               : 1
4-bit latch
8-bit latch
                                               : 1
# Comparators
                                               : 3
4-bit comparator greatequal
4-bit comparator less
______
______
   Advanced HDL Synthesis
______
______
Advanced HDL Synthesis Report
```

Macro Statistics # Adders/Subtractors 3-bit adder

```
4-bit adder
                                 : 1
# Registers
                                 : 4
Flip-Flops
                                 : 4
# Latches
                                 : 12
1-bit latch
                                 : 8
3-bit latch
                                 : 1
4-bit latch
                                 : 2
8-bit latch
                                 : 1
# Comparators
                                 : 3
4-bit comparator greatequal
                                 : 1
4-bit comparator less
______
______
               Low Level Synthesis
______
Optimizing unit <rx uart> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rx uart, actual ratio is 1.
FlipFlop current state 1 has been replicated 1 time(s) to handle iob=true attribute.
Final Macro Processing ...
______
Final Register Report
Macro Statistics
# Registers
                                 : 5
Flip-Flops
                                 : 5
______
______
     Partition Report
______
Partition Implementation Status
______
No Partitions were found in this design.
_____
______
                Final Report
______
Final Results
RTL Top Level Output File Name : rx_uart.ngr
Top Level Output File Name : rx_uart
                    : NGC
Output Format
Optimization Goal
                    : Speed
Keep Hierarchy
                     : No
Design Statistics
# IOs
                     : 13
```

Cell Usage :

```
# BELS
                         : 63
 LUT2
                         : 5
   LUT2 D
                         : 2
   LUT2 L
   LUT3
                         : 19
   LUT4
                         : 28
   LUT4_D
LUT4_L
MUXF5
                        : 2
                         : 3
                         : 3
# FlipFlops/Latches
   FDC
    FDP
                         : 1
    LD
    LDE
                         : 8
# Clock Buffers
                         : 1
  BUFGP
                         : 1
# IO Buffers
                         : 12
 IBUF
                         : 3
    OBUF
                         : 9
______
Device utilization summary:
```

Selected Device: 3s200ft256-4

Number	of Slices:	33	out of	1920	1%
Number	of Slice Flip Flops:	23	out of	3840	0%
Number	of 4 input LUTs:	60	out of	3840	1%
Number	of IOs:	13			
Number	of bonded IOBs:	13	out of	173	7%
IOB	Flip Flops:	9			
Number	of GCLKs:	1	out of	8	12%

Partition Resource Summary:

No Partitions were found in this design.

TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

-----+

(*) These 5 clock signal(s) are generated by combinatorial logic, and XST is not able to identify which are the primary clock signals. Please use the CLOCK SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic. INFO: Xst: 2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer type constraint in order to insert these buffers to the clock signals to help prevent skew problems. Asynchronous Control Signals Information: ----------+ | Buffer(FF name) | Load | Control Signal ______ | IBUF ______ Timing Summary: _____ Speed Grade: -4 Minimum period: 6.616ns (Maximum Frequency: 151.149MHz) Minimum input arrival time before clock: 8.685ns Maximum output required time after clock: 7.165ns Maximum combinational path delay: No path found Timing Detail: All values displayed in nanoseconds (ns) ______ Timing constraint: Default period analysis for Clock 'internal dout 0 cmp ge0000' Clock period: 3.867ns (frequency: 258.598MHz) Total number of paths / destination ports: 10 / 8 ______ Source: 3.867ns (Levels of Logic = 2)
internal_dout_4 (LATCH)
Destination: internal_dout_4 (LATCH)
Source Clock: internal_dout_0_cmp_ge0000 falling Delay: Destination Clock: internal dout 0 cmp ge0000 falling Data Path: internal dout 4 to internal dout 4 Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name) 3 0.633 1.102 internal_dout_4 (internal_dout_4) LDE:G->Q (internal dout 4 mux0001) 0.203 LDE:D internal dout 4 _____ Total 3.867ns (1.938ns logic, 1.929ns route) (50.1% logic, 49.9% route) ______ Timing constraint: Default period analysis for Clock 's not0001' Clock period: 6.616ns (frequency: 151.149MHz) Total number of paths / destination ports: 69 / 4 -----

6.616ns (Levels of Logic = 4)

Source: s 0 (LATCH) Destination: s 1 (LATCH)

Source Clock: S_not0001 falling Destination Clock: s_not0001 falling

Data Path: s 0 to s 1

		Gate	Net	
Cell:in->out	fanout	Delay	Delay	Logical Name (Net Name)
LD:G->Q	13	0.633	1.365	s_0 (s_0)
LUT2_L:I1->LO	1	0.551	0.126	internal_dout_0_cmp_ge00001_SW2 (N27)
LUT4: I3->0	15	0.551	1.214	<pre>internal_dout_0_cmp_ge00001</pre>
(internal_dout_0_cmp_	ge0000)			
LUT4: I3->0	1	0.551	0.801	$s_{mux0000<1>_SW0_SW1}$ (N15)
MUXF5:S->O	1	0.621	0.000	s_mux0000<1> (s_mux0000<1>)
LD:D		0.203		s_1
				1 1 2 506
Total		6.616ns		ns logic, 3.506ns route)

(47.0% logic, 53.0% route)

Timing constraint: Default period analysis for Clock 'n not0001'

Clock period: 3.782ns (frequency: 264.410MHz) Total number of paths / destination ports: 6 / 3

3.782ns (Levels of Logic = 2) Delay:

Source: n 0 (LATCH) n 2 (LATCH) Destination:

Source Clock: n not0001 falling Destination Clock: n not0001 falling

Data Path: n 0 to n 2

Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)	
LD:G->Q LUT2_D:I0->LO LUT4:I0->O LD:D	7 1 1		0.439	<pre>n_0 (n_0) internal_dout_3_cmp_eq000011 (N59 n_mux0000<2>1 (n_mux0000<2>) n_2</pre>	9)
Total		3.782ns	s (1.938	ns logic, 1.844ns route)	

(51.2% logic, 48.8% route)

Timing constraint: Default OFFSET IN BEFORE for Clock 'internal dout 0 cmp ge0000' Total number of paths / destination ports: 8 / 8

Offset: 4.335ns (Levels of Logic = 3)

rx (PAD)

internal dout 0 (LATCH) Destination:

Destination Clock: internal dout 0 cmp ge0000 falling

Data Path: rx to internal_dout_0

		Gate	Net	
Cell:in->out	fanout	Delay	Delay	Logical Name (Net Name)
IBUF: I->O	14	0.821	1.382	rx_IBUF (rx_IBUF)
LUT3:I1->O	1	0.551	0.827	<pre>internal_dout_0_mux0001_SW0 (N21)</pre>
LUT4:I3->O	1	0.551	0.000	internal_dout_0_mux0001
(internal dout 0 m	ux0001)			
LDE:D		0.203		<pre>internal_dout_0</pre>

Timing constraint: Default OFFSET IN BEFORE for Clock 's not0001'

Total number of paths / destination ports: 27 / 4

Offset: 7.322ns (Levels of Logic = 5)

Source: s tick (PAD) Destination: s 2 (LATCH)

Destination Clock: s not0001 falling

Data Path: s tick to s 2

Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
IBUF:I->O	18	0.821	1.756	s_tick_IBUF (s_tick_IBUF)
LUT2:10->0	1	0.551	1.140	Madd_s_int_add0000_cy<1>11_SW0 (N33)
LUT4:I0->0	2	0.551	1.072	s_mux0000<2>_SW0_SW1_SW0 (N31)
LUT4_L:I1->LO	1	0.551	0.126	s_mux0000<2>_SW0_SW1 (N18)
LUT4:I3->O	1	0.551	0.000	s_mux0000<2> (s_mux0000<2>)
LD:D		0.203		s_2

Total 7.322ns (3.228ns logic, 4.094ns route) (44.1% logic, 55.9% route)

Timing constraint: Default OFFSET IN BEFORE for Clock 'n not0001'

Total number of paths / destination ports: 3 / 3

Offset: 6.086ns (Levels of Logic = 4)

Source: s tick (PAD) Destination: n 0 (LATCH)

Destination Clock: n not0001 falling

Data Path: s tick to n 0

ay Logical Name (Net Name)
56 s_tick_IBUF (s_tick_IBUF)
<pre>26 internal_dout_0_cmp_ge00001_SW2 (N27)</pre>
27 internal_dout_0_cmp_ge00001
00 n_mux0000<0>1 (n_mux0000<0>)
n_0
677ns logic, 3.409ns route)
 . 7 . 1 . 5

(44.0% logic, 56.0% route)

Timing constraint: Default OFFSET IN BEFORE for Clock 'next state not0001'

Total number of paths / destination ports: 17 / 4

Offset: 8.685ns (Levels of Logic = 6)

s tick (PAD)

next state 0 (LATCH) Destination:

Destination Clock: next state not0001 falling

Data Path: s tick to next state 0

Net Gate

Cell:in->out fanout Delay Delay Logical Name (Net Name)

```
_____
                  18  0.821  1.756  s_tick_IBUF (s_tick_IBUF)
   IBUF:I->O
                  4 0.551 1.256 s int mux0001 < \overline{3} > 1 (s int mux0001 < 3 > 1)
   LUT4:I0->O
   LUT4:I0->O
                  1 0.551 0.000 next state cmp 1t000012
(next state cmp lt000011)
                  2 0.360 0.945 next state cmp lt00001 f5
   MUXF5:I0->O
(next state mux0004<0>)
                     0.203
                                next state 0
   _____
   Total
                      8.685ns (3.588ns logic, 5.097ns route)
                           (41.3% logic, 58.7% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
 Total number of paths / destination ports: 1 / 1
______
              7.165ns (Levels of Logic = 1)
Offset:
 Source: 7.165ns (Levels of Log current_state_1_1 (FF)
Destination: rx_done (PAD)
Source Clock: clk rising
 Data Path: current state 1 1 to rx done
                      Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
                  1 0.720 0.801 current state 1 1 (current state 1 1)
   FDC:C->Q
                     5.644 rx done_OBUF (rx_done)
   OBUF:I->O
   Total
                      7.165ns (6.364ns logic, 0.801ns route)
                           (88.8% logic, 11.2% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'dout or0000'
 Total number of paths / destination ports: 8 / 8
______
              7.078ns (Levels of Logic = 1)
Offset:
 Source:
              dout 7 (LATCH)
             dout<7> (PAD)
 Destination:
 Source Clock: dout or0000 falling
 Data Path: dout 7 to dout<7>
                      Gate
                            Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   -----
                1 0.633 0.801 dout_7 (dout_7)
   LD:G->Q
   OBUF:I->O
                     5.644 dout 7 OBUF (dout<7>)
  Total
                      7.078ns (6.277ns logic, 0.801ns route)
                            (88.7% logic, 11.3% route)
```

Total REAL time to Xst completion: 4.00 secs Total CPU time to Xst completion: 3.93 secs

Total memory usage is 4550288 kilobytes

Number of errors : 0 (0 filtered) Number of warnings : 15 (0 filtered) Number of infos : 5 (0 filtered)