

## Formal verification

### Verification of a arithmetic logic unit (ALU)

CERN training - July 2025

### Module to verify

We are interested in the verification of an arithmetic logic unit able to manage 8 operations, on two input vectors.

A generic parameter `SIZE` allows to define the operands size.

The input/output are :

Nom	Taille	Description
<code>a_i</code>	<code>SIZE</code>	First operand
<code>b_i</code>	<code>SIZE</code>	Second operand
<code>mode_i</code>	3	Operation mode
<code>c_o</code>	1	Carry out
<code>s_o</code>	<code>SIZE</code>	Result

The expected results are the following :

<code>mode_i</code>	<code>s_o</code>	<code>c_o</code>
"000"	<code>a_i+b_i</code>	carry out
"001"	<code>a_i-b_i</code>	carry out
"010"	<code>a_i or b_i</code>	undefined
"011"	<code>a_i and b_i</code>	undefined
"100"	<code>a_i</code>	undefined
"101"	<code>b_i</code>	undefined
"110"	<code>s_o(0) = '1' when a_i=b_i else '0'</code>	undefined
"111"	0	undefined

The mathematical operations are computed with unsigned numbers.

A second generic parameter `ERRNO` allows to inject errors in the design. Its behavior is the following :

1. When in the `[0, 15]` interval the result is valid;
2. When in the `[16, 24]` interval, the result is unvalid.

This generic parameter allows to test your assertions by trying various `ERRNO` values  
You can modify its value in the `alu.sby` file.