


(Prof: Franco Zappa)


Electronic Systems **Possible oral questions**

INDEX


- 
1. Different OpAmp stages
 2. Compensation of particular stages
 3. Noise: BJT, diodes
 4. Noise: NF
 5. INA
 6. CAZ OpAmp
 7. CFA
 8. ISO
 9. OTA
 10. NORTON
 11. S/H: errors
 12. S/H: Acquisition time
 13. S/H: simple driving
 14. S/H: fast switching
 15. MUX
 16. DigPot
 17. DAC
 18. DAC: Voltage scaling DAC
 19. DAC: Weighted-R DAC
 20. DAC: Current scaling
(Ladder R-2R) DAC
 21. DAC: Serial input DAC
 22. DAC: Multiplying DAC
 23. DAC: Noise analysis
 24. ADC
 25. ADC: Flash ADC
 26. ADC: Staircase ADC
 27. ADC: Tracking ADC
 28. ADC: Single slope ADC
 29. ADC: Dual slope ADC
 30. Advanced ADC: Subranging ADC
 31. Advanced ADC: Interpolation Flash ADC
 32. Advanced ADC: Folding Flash ADC
 33. Advanced ADC: Half Flash ADC
 34. Advanced ADC: Multistep ADC
 35. Advanced ADC: Pipelined ADC
 36. Advanced ADC: Time-interleaved ADC

Different OpAmp stages

- e.g. Schmitt trigger




- $V_{in} < V_1 \rightarrow V_{out} = V_{DD}$
- $V_1 = V_{TH} = V_{DD} \frac{R_r}{R_r+R_f} + V_r \frac{R_f}{R_r+R_f}$
- $V_{in} > V_1 \rightarrow V_{out} = -V_{DD}$
- $V_1 = V_{TL} = -V_{DD} \frac{R_r}{R_r+R_f} + V_r \frac{R_f}{R_r+R_f}$





- $V_1 > V_r \rightarrow V_{out} = V_{DD}$
- $V_{in} = V_{TL} = \frac{R_f+R_r}{R_f} V_r - \frac{R_r}{R_f} V_{DD}$
- $V_1 < V_r \rightarrow V_{out} = -V_{DD}$
- $V_{in} = V_{TH} = \frac{R_f+R_r}{R_f} V_r - \frac{R_r}{R_f} (-V_{DD})$

$$V_1 = V_{in} \frac{R_f}{R_f+R_r} + V_{out} \frac{R_r}{R_f+R_r}$$





- e.g. Double rectifier



Compensation of particular stages


e.g. Compensation of transimpedance amplifier (photo diode amplifier)




$$V_f^- = -V_f = \frac{1}{s(C_D + sC_i)} V_T = \frac{sCC_iR + 1}{s(C_D + sC_i)R + sCC_iR + 1} V_T = \frac{sCC_iR + 1}{s(C_D + sC_i + C_C)R + 1} V_T$$

$$\beta_{\text{comp}} = -\frac{sCC_iR + 1}{s(C_D + sC_i + C_C)R + 1}$$

zero ω
pole X




without compensation



$$V_f^- = -V_f = \frac{1}{s(C_D + sC_i)} V_T = \frac{1}{s(C_D + sC_i)R + 1} V_T$$

$$\beta_{\text{uncomp}} = -\frac{1}{s(C_D + sC_i)R + 1}$$


pole X




Noise: BJT, diodes

Shot noise: dominant in BJT and diodes

- BJT: shot noise power spectrum: $S(f) \approx 2qI = \frac{f^2}{\Delta f} \rightarrow \sigma^2 = 2qI \frac{1}{\Delta f}$ BW of measuring instrument \approx white noise




$$2qI_c \approx 2q\beta I_B$$



- diodes: dominant shot noise: $2qI_0 \Delta f = \langle i^2 \rangle = \sigma^2 = 4kT \underbrace{\frac{1}{2f_m}}_{R_{TE}} I_0 \Delta f \rightarrow$ like thermal noise with eq. resistance $R_{eq} = \frac{2}{f_m}$
(also some flicker, but negligible)



noise






$$\frac{V_{noise}^2}{\Delta f} = \frac{4kTR_D}{R_{TE}} \left(\frac{1}{f_m} + R_D + R \right)^2$$

$$\frac{V_{noise}^2}{\Delta f} = \frac{(kT)^2}{I_0} \left(\frac{R}{R + \frac{1}{f_m} + R_D} \right)^2 \propto I_0^{-1}$$

$$\left(\frac{1}{f_m} = \frac{kT}{qI_0} \right)$$

Noise: NF




$$\frac{V_{inj tot}^2}{\Delta f} = 4kTR_s + \frac{V_{inj}^2}{\Delta f} + \frac{i_{inj}^2}{\Delta f} R_s^2$$

NF = Noise Figure $\left(F \text{ linear scale} \rightarrow NF = 10 \log_{10} F \right)$
NF log scale

$$F = \frac{SNR_{in}}{SNR_{out}} = \frac{S_{in}}{S_{out}} \frac{N_{out}}{N_{in}} = \frac{N_{out}}{G \cdot N_{in}} = \frac{\text{tot out noise}}{\text{out noise due just to } R_s} = \frac{V_{inj tot}^2 / \Delta f}{4kTR_s}$$


$$\hookrightarrow NF = 10 \log_{10} \left(\frac{4kTR_s + \frac{V_{inj}^2}{\Delta f} + \frac{i_{inj}^2}{\Delta f}}{4kTR_s} \right) = 10 \log_{10} \left(1 + \frac{\frac{V_{inj}^2}{\Delta f}}{4kTR_s} + \frac{\frac{i_{inj}^2}{\Delta f}}{4kTR_s} \right)$$



Optimum



$$\frac{dF}{dR_s} = -\frac{\left(\frac{V_{inj}^2}{\Delta f}\right)^2 kT}{(4kTR_s)^2} + \frac{\frac{i_{inj}^2}{\Delta f}}{4kTR_s} = 0$$

$$\hookrightarrow R_{s, opt} = \sqrt{\frac{V_{inj}^2}{\Delta f} \frac{i_{inj}^2}{\Delta f}}$$



INA

INA = Instrumentation Amplifier




- Pros:
- Finite, accurate and reliable gain
 - High input impedance extremely high (Voltage follower)
 - extremely low output impedance
 - extremely high CMRR (Common Mode Rejection Ratio)

1st reason: To read the differential input signal we could use buffer, but it's better to put the buffers at the end and amplify first so we don't have noise amplification

$V_{in} \rightarrow XG \rightarrow XI \rightarrow V_{out}$ *amplification*


2nd reason: The previous solution if there's Vcm it could easily saturate due to the amplification G. So we can connect in this way

the stages:



CAZ OpAmp

CAZ = Commutating Auto Zeroing OpAmp



(not used in LNA \rightarrow repeated switching creates disturbances)


Operation to cancel out the offset V_{OS} :

o close A $\rightarrow V_{OS}$ on capacitor

o close B $\rightarrow V_{OS}$ cancel out

CFA

CFA = Current Feedback Amplifier




$$I_2 = \frac{V_{in} - V_1}{R_B} = \frac{V_1}{R_G} + \frac{V_1 - V_{out}}{R_F}$$

$$I_2 = \frac{V_2}{R_{OL}} (1 + s C_C R_O) = V_{out} \frac{(1 + s C_C R_O)}{R_{OL}}$$

$$V_2 = \frac{V_{out}}{A_{out}} \approx V_{out}$$


buffer $A_{out} = 1$

Internal structure:




$$f_{pole} = \frac{A_{out}}{2\pi \left[R_F + \left(1 + \frac{R_F}{R_G} \right) R_B \right] C_C}$$

- At LOW GAIN ($G \ll \frac{R_F}{R_B}$) $\rightarrow f_{pole} = \frac{1}{2\pi R_F C_C}$ doesn't depend on gain (R_F & V_{out})



- At HIGH GAIN ($G \gg \frac{R_F}{R_B}$) $\rightarrow f_{pole} = \frac{1}{2\pi G R_B C_C} \rightarrow G_B W_P = f_{pole} \cdot G = \frac{1}{2\pi R_B C_C} = \text{const}$ LIKE VOA

$G_B W_P = \text{const.}$



$$SR = \left| \frac{dV}{dt} \right|_{max} = \frac{I_{max}}{C_C} \approx \frac{V_{step}}{R_F C_C}$$

- Pro:
- $G_B W_P \neq \text{const.}$ (for low gain)
 - improve offset and SR

Notes:

- To speed up the circuit we can use double emitter BJTs

- To reduce offset add transistors (e.g. diodes)

- Cohs:
- errors that can be comp. via proper circuits:
 - temp. offsets
 - SR due to slow dyn.
 - current mirrors can be improved
 - cross-coupling can be used




ISO

ISO = Isolation Amplifier


Type of isolation:

- optical → most common


- magnetic
- capacitive



OTA



Without linearization \rightarrow



- Pro:
- all low-impedance nodes
 - wide BW $\rightarrow f_p = \frac{1}{2\pi C_{load} R_{load}}$

- Cons:
- no infinite gain
 - no virtual ground
 - it is used open-loop
 - strong non-linearity

with linearization diodes \rightarrow

translinear principle


$$I_D^+ I_{c+} = I_D^- I_{c-}$$

$$\begin{cases} I_{D+} = I_D - I_{in} \\ I_{D-} = I_{D+} + I_{in} \end{cases}$$


$$(I_D - I_{in}) I_{c+} = (I_D + I_{in}) I_{c-}$$

$$I_D \underbrace{(I_{c+} - I_{c-})}_{i_{out}} = I_{in} \underbrace{(I_{c+} + I_{c-})}_{I_{control}}$$

$$i_{out} = \frac{I_{control}}{I_D} I_{in}$$



NORTON



$$I_1 = \frac{V_1}{R_1} \quad I_2 = \frac{V_2}{R_2} + I_{\text{out}}$$

$$I_{\text{out}} = \frac{V_{\text{out}}}{R_F} \quad I_{\text{out}} = A_i (I_1 - I_2) \rightarrow A_i \left(\frac{V_1}{R_1} - \frac{V_2}{R_2} - I_{\text{out}} \right)$$

$$\hookrightarrow I_{\text{out}} = \frac{A_i}{1+A_i} \left(\frac{V_1}{R_1} - \frac{V_2}{R_2} \right)$$


$$V_{\text{out}} = \frac{A_i}{1+A_i} \left(\frac{V_1}{R_F} - \frac{V_2}{R_F} \right)$$

Pros: It is able to read current inputs

- all nodes have low impedance \rightarrow parasitic C don't influence the BW
- very high BW (independent from closed-loop gain)


Cons:

- Finite and usually small $A_i \rightarrow$ No ideal gain behaviour
- Gain depends on external load



S/H: errors

- Charge injection




When switch open we have a charge injection due to parasitic capacitance C_{pd}
 $\Delta V_H = \Delta V_G \frac{C_{pd}}{C_H}$


compensation:

- Aperture induced non-lin. → Actually charge injection is not const. (not offset but non-lin.)
 ↳ it depends on V_{in} → $\Delta V_{G,lin,0} = V_{in}|_{max} - V_t - V_{G,hold}$

- Signal feedthrough



- Droop: C_H discharge during H phase due to $I_{drain,Mos}$ and $I_{bias,OpAmp}$



- Buffer induced non-lin.: Due to residual Voltage differences ε b/w the two OpAmp's pins




- Aperture-delay time: Due to propagation of the control command

→ the actual opening of the switch (Mos) will have a delay wrt S/H command




- Aperture time jitter: Actually aperture delay is not deterministic because of noise → fluctuations

$$t_{jitter} = \frac{\sigma_{th}}{V_{command}} t_{command}$$



S/H: Acquisition time



$$t_{acq\ TOT} = t_{SR} + \tau_{acq}$$

1 SR \leftarrow $SR = \frac{dV_{out}}{dt}$ \leftarrow choose max

$$\frac{dV_{out}}{dt}_{max} = \frac{I_{out\ max}}{C}$$


$$\hookrightarrow t_{SR} = \frac{\Delta V - \Delta^*}{SR}$$

$$\downarrow SR = \frac{\Delta^*}{\tau} \rightarrow \tau = \frac{\Delta^*}{SR}$$

2 Exponential charge

$$\tau_{acq} = T \ln \frac{\Delta^*}{\epsilon}$$


S/H: simple driving



- Pro:
 1. V_G simple cos levels ($0 \pm 3.3 \text{ V}$), indip. from V_{in}
 2. reduction of Aperture induced non-lin.
 3. compensates bias currents effects

dummy structure
to compensate \rightarrow 2
charge injection

S/H: fast switching



Pros:


- very fast switch with diodes

Cons:

- mismatches b/w components \rightarrow error on V_H
- synchronization is needed b/w bipolar S/H command signals

MUX

Multiplexer = acquire analog signals from various sources (channels) and process them by means of a single digital process





$$f_{\text{channel}} = \frac{f_{\text{sumax}}}{N} \rightarrow \text{Shannon} \quad f_{\text{in,max}} = \frac{f_{\text{channel,max}}}{2}$$

(for each channel)

Scanning for channel with wider BW:

$$N = \# \text{ channels} \quad K = \# \text{ priority wide BW channels} \quad \rightarrow f_{s,n} = \frac{f_{\text{sumax}}}{n+1} \quad f_{s,n-k} = \frac{f_{\text{sumax}}}{(k+1)(N-k)}$$

Analog switch for MUX: Pass-transistor



Sampling time: $t_{\text{sample}} = \tau_{\max} \ln \frac{\Delta_{\max}}{\epsilon_{\max}}$

$$\tau_{\max} = \left[(I_{\text{leak,max}} + R_{\text{on,max}}) \parallel \frac{R_{\text{off}} + R_{\text{S}}}{N-1} \right] C (1 + t_{\text{hold,max}})$$

Hold time: max bur


$$I_{\text{off}} = (N+1) I_{\text{leak}} + I_{\text{bias}}$$

$$I_{\text{off}} = \frac{V_{\text{dd,max}}}{R_{\text{off,max}} + R_{\text{leak,max}}} \quad \left. \right] \rightarrow t_{\text{hold}} = \frac{Q_{\text{ein}}}{I_{\text{off}} / C_{\text{min}}}$$


Sampling freq. $T_s = t_{\text{sample}} + t_{\text{hold}} \quad f_{\text{sumax}} = \frac{1}{T_s} \leftarrow (\text{throughput})$

DigPot

Dig Pot = Digital Potentiometer




DAC



Performance

accuracy precision




→ To avoid that the digital and analog part induce disturbances b/w each other
it's better to separate the P.S.




put a low value inductance to avoid high freq. fluctuations caused by the big inductances of the P.S.

- Can put a diode to fix the voltage in case of variable battery (Also on digital part and Vref)
- can put a L.P. filter to filter out any dist.



DAC: Voltage scaling DAC



Components:

- 2^k Resistors → divide FSR in 2^k voltage level

- 2^{k+2} Mos → allow to properly select the levels
- OpAmp

Pros:

- easy scalability of all resistors


- Mos switching efficient and less expensive than A. MUX

Cons:

- Large # resistors and transistors → too much space

- I_B and I_{leak} cause non-lin.

DAC: Weighted-R DAC



$$V_{out} = V_{ref} \frac{R_f}{R} \left\{ \frac{D_{n-1}}{1} + \frac{D_{n-2}}{2} + \dots + \frac{D_0}{2^{n-1}} \right\} = V_{ref} \left\{ \frac{D_{n-1}}{2} + \frac{D_{n-2}}{2^2} + \dots + \frac{D_0}{2^n} \right\}$$

Components:

- $>n$ resistors \rightarrow voltage levels

- 2n p/n-MOS
- OpAmp

Pros:

- Simplest converter


Cons:

- different R values + tolerances

- Voltage drop on R_{on} , R_s
- Variable current consumption
- Large silicon area
- Truncation errors

DAC: Current scaling (Ladder R-2R) DAC

Current scaling DAC



components:

- $3n$ resistors → current divider
- $2n$ MOS → switches for levels
- OpAmp

Pros:


- easy scalability of resistors
- easy drive of MOS switches → R_{on} creates a const. offset
(can be compensated)

Cons:

- bias currents errors

DAC: Serial input DAC


Serial Input DAC



- Components:
- only 2 capacitors → For store and sharing the bit values
 - 5 Mos → close/open to activate store/share logics
- Pros:
- Extremely compact and easy
- Cons:
- individual bits are provided sequentially (serially) → SLOW

DAC: Multiplying DAC

Multiplying DAC



Components:

- $\sim 2^n$ resistors
- $\sim n$ mirrors + n switches (current steaver)
- OpAmp \rightarrow to vary V_{ref}

to provide $\overline{I}_{out}, I_{out}$

$$\text{MULTIPLYING}$$
$$I_{out} = \frac{V_{ref}}{R_{ref}} \cdot \frac{D_n}{2^n}$$

$$\overline{I}_{out} + I_{out} = I_{F3} = \frac{V_{ref}}{R_{ref}} \frac{255}{256}$$


full scale

Pros:

- We can vary V_{ref} in addition to D_{in}


DAC: Noise analysis

- Din is quantized \rightarrow Aout will be quantized



$$SNR_{ID} = \left| \frac{\left(\frac{V_p}{2} \right)^2}{LSB^2 / 12} \right| dB$$

- Aout can also have bad amplification \rightarrow worse ratio w/o quantization




- There can also be extra noise



Spectral performance

- $S_{MAX} = 0 dBc$ \leftarrow carrier
- consider just $\frac{f_s}{2}$ and $\frac{Nsamples}{2}$



- Total Harmonic Distortion: THD =
$$\frac{\text{power of all the harmonics}}{\text{power of useful signal}} | dB$$

$$ENOB = \frac{SNR_{real} - 1.76}{6.02} \text{ bits}$$

- Signal to Noise And Distortion: SINAD =
$$\frac{\text{power of useful signal}}{\text{tot. power of noise and harmonics}} | dB = \frac{S_{real}}{N_{real} + D + \sum H_i}$$




ADC

Analog to Digital converter = ADC

Errors

(offset, gain)


Non-linear errors



compromise b/w cost. of amplification
stages and higher resolution ADCs
to convert a small analog signal
(proper conditioning based on signal,
costs and requirements)

ADC: Flash ADC

Flash ADC




offset errors → for low value of LSB, offset can be comparable to a level and result in missing codes

bias current errors → can change the comparator switching level and result in non-linearities

- Components:
- 2^n resistors → to create 2^{n-1} quantization levels
 - 2^n comparators → compares the q. levels with the input → H/L
 - 1 encoder (thermometric code → binary code)
 - ↳ H/L → 0 / 1



- Pros:
- Very fast → parallel conversion
 - simplicity

- Cons:
- silicon area ↑ and power dissipation ↑ with n^2
 - bias and leakage currents, parasitic capacitors
 - ↳ lead to non-lin. of the ADC converter
 - offset lead to incorrect switching
 - ↳ missing codes, non-monotonicity of ADC



ADC: Staircase ADC

Staircase ADC



Components:

- 1 Counter → subsequent adjustments via binary count
- 1 DAC → binary count $\xrightarrow{\text{DAC}}$ analog level to compare with V_{in}
- 1 Comparator

Pros : • precision depends on the DAC

Cons : • Conversion time depend on V_{in}


↳ not very fast

↳ Sampling comb not const.
(not regular samp! steps due to time dep. on V_{in})


Converts in hold phase
↳ you can put a S/H before the ADC

ADC: Tracking ADC

Tracking ADC



Components: 1 DAC, 1 counter, 1 comparator, 1 up/down logic



(also called
Δ modulator)


Components:

- 1 Counter → subsequent adjustments via binary count
- 1 DAC → binary count $\xrightarrow{\text{DAC}}$ analog level to compare with V_{in}
- 1 comparator
- 1 up/down logic → to make the counter go up/down and "track" V_{in}

- Pros:
- Fast → convert sample at every CLK
 - precision depends on DAC
 - Oversampling → use just one bit = Up/Down to stay hooked on input signal
- Cons:
- frequency of signal $\gg f_{max}$



$$f_{clock} \geq 2^k \pi f_{max}$$

$$\text{for high steps } \frac{dV_{in}}{dt} \Big|_{\text{max}} < \frac{\text{LSB}}{T_{clock}}$$




ADC: Single slope ADC

Single-slope ADC



$$\frac{dV}{dt} = \frac{I}{C}$$



Components:

- const. current source
- Capacitor → linear charge → ramp
- Comparator → ramp vs. Vin comparison
- Counter → counts only after reaching Vin → digital output

Pros:

- precision dependent on $\frac{dV}{dt} = \frac{I}{C}$ → I source, C components
- many bit ($n > 16$)




Cons:

- offset of comparator → makes ramp start from slightly
- Slow (like staircase problems)
- irregular sampling comb
- too sensitive to toll of C, I_{source}, CLK period
- low conversion accuracy

$$T_{C_{max}} = \frac{2^n}{f_{clock}}$$

ADC: Dual slope ADC

Dual-slope ADC




Components:

- integrating OpAmp $\xrightarrow{\text{charge}}$ to obtain a ramp $\propto -V_{in}$
- discharge $\xrightarrow{\text{M2}}$ to obtain a ramp from $\int V_{ref}$ \uparrow const. (So const slope)
- Counter \rightarrow count CLK pulses for integrations phases
- control logic \rightarrow switches control / SoC / EoC
- comparator \rightarrow detect when the value stored across C is 0 again $\rightarrow \sqrt{V_{ref}} = V_{in}$

- Pros:
- precision independent of R and C (their toll.)
 - both charge/discharge ramps with the same $\tau = RC$
 - Disturbance rejection at freq = int. multiples of integration period
 \hookrightarrow (NMR)
- Cons:
- High conversion time \rightarrow twice the one of Single-slope

Advanced ADC: Subranging ADC


Subranging ADC



- Components:
- resistors → loss for coarse conversion
→ create quantization levels
→ more for fine conv.
 - comparators → compare levels with V_{in}
 - encoders → (thermometric → binary)
- Pros:
- loss waste of resources
- VEHICLE FAR FROM V_{in} VEHICLE NEAR V_{in}
- COARSE: less resolution FINE: more resolution
- small range

Advanced ADC: Interpolation Flash ADC

Interpolation Flash-ADC




Components:

- resistors → reference
interpolating → create levels from reference after comparison

- differential comparators → differential output
- latches with folded diff. logic circuit → Sign of V_{out}
- Encoders



Pros:

- use less comparators without losing levels
- huge reduction of silicon area, power dissipation, input stray C
- improved dynamic performances (settling time, speed...)




Advanced ADC: Folding Flash ADC

Folding Flash-ADC



Components:

- Flash ADC → for coarse conversion and partial fine conversion (MSB and LSB)
- Folding circuit → to allow fine conversion estimates the quantization error w.r.t. the input signal




- Folding factor: \rightarrow number of folds (2000)
- Folder maps input to smaller range
- MSB ADC determines which fold input is in
- LSB ADC determines position within fold
- Logic circuit combines MSB and LSB results

• How are folds generated?

$$\begin{aligned} \text{Fold 1} &\rightarrow V_{in} \rightarrow V_{F1} \\ \text{Fold 2} &\rightarrow V_{in} \rightarrow V_{F1} + V_{F2}/2 \\ \text{Fold 3} &\rightarrow V_{in} \rightarrow V_{F1} + V_{F2}/2 \\ \text{Fold 4} &\rightarrow V_{in} \rightarrow V_{F1} \end{aligned}$$

• Note: Sign change every other fold + reference shift

Send the error subranges to bias wave. (e.g. 1000 ns ampl.)



Pros:



- Folding reduces the comparator number by a folding factor F (number of preamps stays the same)

Cons:

- folding signals can suffer from distortion/non idealities on folding edges → use just zero-crossing

Advanced ADC: Half Flash ADC

Half-flash ADC




Pros:

- Minimal area occupation and power consumption

Cons:



- Slow conversion time



- Components:
- Low bit flash converters → for conversion stages
 - DAC → convert first round of MSB to an A signal to feed then the Fine ADC (accuracy of at least N total ADC)
 - Amplifiers → to amplify the residual coming from M bit coarse ADC quantization

Advanced ADC: Multistep ADC

Multistep ADC



Components: • same as previous flash solutions
 ↳ but not only made of 2 stages
 ↳ more stages in CASCADE


← Pros: • less competitors → (low area occupation)

Cons: • conversion time or # stages → slow!

batter to use
piped

Advanced ADC: Pipelined ADC

Pipelined ADC



Components:

- same of half-flash/multistep stages

- + S/H → to put before every stage → we hold the residual value, so the stage can directly proceed with another conversion

parallel-pipeline processing

Pros:

- fast conversion time
 - ↪ sort Half-flush/multistep improves of a factor equal to # m stages of pipeline
- low area occupation and power consumption


Cons:

- compromises bw speed and accuracy

- ↑ conversion time → accuracy ↓ (noise increases stage after stage)

Advanced ADC: Time-interleaved ADC

• Time-interleaved ADC



- Components:**
- ADCs → put in parallel
 - S/H → put before every ADC
 - channels operate in sequence
- Pros:**
- # stages faster wrt single channel
 - achieve conversion speed not possible with single converters
- Cons:**
- different channel behaviour, non regularity of sampling intervals
 - due to systematic errors per channels
 - create spurious freq. components
- Offsets:
spurious tones at multiples of $f_s/4$
- Outs:
spurious tones of frequencies:
 $f_s/4 \times L$, $2f_s/4 \times L$, ..., $(2L-1)f_s/4 \times L$
- Sampling time:
spurious tones of intensity increasing with L