

MIXED SIGNAL CIRCUIT DESIGN ORAL NOTES

This work is licensed under Creative Commons CC-BY-NC-SA-4.0

Guide to these notes:

- If you payed for these notes, **you've been scammed**. I always give my notes for free.
- I tried to explain and justify every step of each question, I hope you can follow my reasonings. If there's something that's "taken for granted", it means it was discussed in previous courses (i.e: fundamentals of electronics or analog circuit design)
- Even though the oral hasn't a list of questions to be asked, I made one. It was handy to me.
- PDFs contain typos so beware of that!
- Tip: do not go straight to the point during the oral. When you're asked a question give context. It does not make sense to start talking about the circuit implementation of a BGR if you first didn't explain what principle (positive/negative temperature coefficient combination) is behind that. It also does not make sense to explain how to design a Common Mode Feedback circuit if you don't know why it's there (i.e: fully differential circuits simply DO NOT WORK without that, CMF isn't used just to reduce the common mode gain, that's just a pleasant consequence). This will also help you structuring the oral
- if my writing isn't clear, well, I'm sorry C: hope it helps anyway. Also, I speak maccheroni and I'm well aware of the English mistakes I made. My priority was to have a clear understanding of the topics.
- At some point the index number of a question in the scanned document does not reflect the one of the table of contents. Nevermind, use bookmarks and the real pages!

If you're having any issue with this document just send an email to
giacomo.tombolan@mail.polimi.it




LIST OF QUESTIONS

1. Review of BJT devices: npn, pnp transconductance, early effect and physical implementation
2. Basic BJT amplifiers, equivalent impedances and cutoff frequency for bipolar devices
3. Noise in bipolar analog stages: input referred noise and correlation between input current and voltage noise sources
4. Common emitter input referred noise
5. Noise of an active load, emitter follower, current generator, current mirror
6. Sampled noise
7. Differential pair noise
8. Offset: introduction and matching issues
9. Offset in a differential pair, feedback effect on a current mismatch
10. Exam example: degenerated mirror, degenerated input pair noise and offset analysis
11. CMRR In fully differential amplifiers
12. CMRR rule of thumb for computation
13. CMRR variation in frequency
14. Fully differential amplifiers
15. Differential an Common mode errors in current bias of fully differential amplifier
16. Common Mode Feedback (CMF): DC analysis, poles and common mode resistance effect, simple CMF circuits examples
17. Example of an active CMF with a double differential pair
18. Example of a low power CMF
19. Example of a switched capacitor CMF
20. Fully differential folded cascode amplifier: slew rate analysis
21. CMF applied to a two stage amplifier
22. CMF applied to a telescopic amplifier
23. Differential and Common mode noise decomposition, half circuit justification
24. Setting input and ouput common mode voltages in a switched capacitor filter
25. Mismatch of R1 and R2 in a fully differential amplifier
26. Slew Rate and Gain Bandwidth Product relation
27. Maximum input sinusoid in a non inverting amplifier, Slew Rate condition
28. Examples that make simple Slew Rate model fail
29. Slew Rate increase through input pair degeneration
30. Multicollector transistors and Slew Rate performance
31. Input impedance of a differential pair: enhancement through buffers and additional transistors
32. Super Beta transistors examples
33. LM741 analysis: level shift issue, new input stage idea, noise, offset, compensation and multicollector input stage analysis for Slew Rate
34. Current reference: simple example and Sensitivity definition
35. Vbe bipolar current reference
36. "Vgs" CMOS current reference
37. Bootstrap and positive feedback on current references
38. Vbe parasitic CMOS current reference
39. PTAT current reference using thermal voltage
40. PTAT CMOS implementation
41. Cascoded current references and high-side circuits
42. "Constant gm" current reference

- 43. Bandgap Reference (BGR): idea and full computation
- 44. BGR circuit implementation: Kuijk circuit
- 45. BGR circuit implementation: Brokaw circuit
- 46. BGR CMOS examples
- 47. BGR low voltage circuit implementation
- 48. Power Supply Rejection using cascaded references and integrated bias generator for cascode bias voltage
- 49. Data converters: introduction and quantization noise
- 50. Linearity of a data converter: INL,DNL
- 51. Current steering DAC
- 52. Current steering DAC DNL and INL
- 53. Segmentation of a current steering DAC
- 54. Third harmonic distortion effect of R0 an Vdd on a current steering DAC
- 55. Latch comparator design
- 56. Correlated Double Sampling and output offset canceling of a comparator
- 57. Strong arm comparator
- 58. Comparator noise
- 59. Recall on switched capacitors
- 60. Switched capacitor filter: transfer function using z-transform
- 61. Parasitic capacitances in a switched capacitor filter and stray insensitive topologies
- 62. Switching phase order of stray insensitive topologies and consequences in settling time performance
- 63. Fully differential switch capacitor structure
- 64. Switch type selection problem
- 65. Charge injection compensation of switched capacitors using fully differential structures
- 66. Dead time and bottom plate sampling
- 67. Disoverlap generator for dead time and phase order for bottom plate sampling
- 68. Bootstrap on a switch
- 69. Bootstrap implementation
- 70. Nakagome charge pump
- 71. Sampled noise: SNR computation, aperture/jitter noise
- 72. Time variant nonlinearity of a sampler distortion analysis
- 73. Insight on generating threshold voltages for fully differential structures: resistor strip and switched capacitor circuits
- 74. Pipelined Analog to Digital Converters
- 75. Residual voltage of a pipelined ADC and effects on static characteristic due to nonlinearities of internal components
- 76. Redundancy technique explanation and its effect on offset
- 77. Redundancy technique circuit description: high level schematic, single blocks schematics
- 78. Recall on push-pull output stages
- 79. Alternative implementation for an output stage

4) Review of BJT devices

NPN



Base (p type) is very narrow and

J₁ is forward biased $\sim 0.7\text{V}$


We assume that $V_{CB} > 0$ thus

J₂ is reverse biased \rightarrow collector
"collects" the electrons


1st approximation: since the base is thin, all e⁻ are collected through the collector.

What about current I_B? Some holes are injected in the emitter, others are

recombined with electrons in the base region.



$$J_n = q D_n \frac{n(0)}{W_B} \quad \rightarrow e^- \text{ density at } x=0$$



$$= q \frac{D_n}{W_B} \frac{n_i^2}{N_B} e^{-\frac{V_{BE}}{V_{TH}}} \quad \text{where } V_{TH} = \frac{kT}{q} \approx 25.8 \text{ mV @ } 300\text{K}$$


Note that n_i^2 heavily depends on temperature

$$I_C = J_n A \approx I_s e^{\frac{V_{BE}}{V_{TH}}} \quad \rightarrow \text{exp relation} \rightarrow \text{to increase } I_C \text{ by 10, we'd just need } \sim 60\text{mV more on } V_{BE}$$

$$I_E = I_C + I_B \rightarrow \text{def } \alpha \triangleq \frac{I_C}{I_E} = 0.989 \dots$$


$$\frac{I_C}{\alpha} = I_C + I_B \rightarrow I_C = I_B \left(\frac{\alpha}{1-\alpha} \right) = \beta I_B \quad \text{where } \beta \sim 100 \div 250$$

Remember that β changes with current level:



- ② I_c too large \rightarrow base increases in width $\rightarrow \beta$ drops
- ① I_c too small \rightarrow recombination at the base is too relevant $\rightarrow \beta$ drop
- ③ Typical I_c bias point because:
 - Going into ① means too low power \rightarrow smaller risk compared to ②
 - Biasing at lowest I_c is optimal for increasing R_{in}
(so the motivation is to increase input impedance of the stage)

Early effect of the stage



early effect: if $V_{ce} \uparrow$ then $V_{cb} \uparrow \Rightarrow W_B \uparrow$

Remember that V_o is not a physical resistor \rightarrow it's the mathematical representation of the ΔI with $\Delta V_{ce} \Rightarrow$ NOT NOISY!

Transconductance


$$\frac{\Delta I_c}{\Delta V_{BE}} \Rightarrow \frac{\partial I_c}{\partial V_{BE}} = \frac{I_c}{V_{TH}} = g_m$$

Typically, small distortion is achieved with $\Delta V_{BE} \ll V_{TH}$

Note: $|g_m|_{BJT} > |g_m|_{MOS} \approx$ it usually is (larger)

PNP

Unlike pMOS devices, pnp bipolar are not complementary w.r.t npn.
pnp performance is much worse compared to the one of npn.
Why? Because of the physical implementation:




→ NPN: Vertical flow of the current
in a small size compared to MOS.

Remember that MOS current flows in a
thin sheet of charge → large C_p


W_B of an NPN is not easy to control because of etching

Note that we have a physical resistance connecting E-C.

Top view:



PNP structure




→ lateral transistor → larger
size compared to npn.


β lower because of larger W_B .
 ω_T (cutoff frequency) is lower
as well for this reason.

W_B is larger because the process is optimized for vertical
technology (i.e.: npn implementation)


2) Basic BJT amplifiers, impedances and cutoff frequency




$$V_{OUT} = -g_m V_s R_L = -\frac{I_c}{V_{TH}} R_L V_s = \frac{V_R}{V_{TH}} V_s$$



We can increase the gain with an active load.




$$G = -g_m R_o = -\frac{I_c}{V_{TH}} \cdot \frac{V_A}{I_c} = -\frac{V_A}{V_{TH}}$$



Note that $\mu_{BJT} \gg \mu_{ICOS}$

What about base current?




$$i^* = g_m V_s \cdot \frac{1}{\beta} = \Delta I_B$$

ΔI_c , ΔI_B are in phase \rightarrow resistive behaviour


$$\frac{V_s}{\Delta I_B} = \frac{\beta}{g_m} = r_\pi \xrightarrow{\text{mathematical model}} \text{NOT a physical resistor}$$

We use low I_c bias in order to have $1/g_m \rightarrow \infty$ so $r_\pi \rightarrow \infty$


Base / collector impedance



$$Z_{IN}(0) = \frac{V_T}{i_T} = r_\pi + \beta R_E$$



Degeneration




Where $g_m R_e$ is the local loop gain G_{loop} of the degeneration

$$g_m R_e = \frac{I_C}{V_{TH}} R_e \rightarrow g_m R_e = \frac{V_e}{V_{TH}} \text{ ~ Bias voltage of } R_e$$

So, in order to check if degeneration is good we only need to check that $V_e \gg V_{TH}$


Parasitic capacitance



C_D : depletion modulation capacitance


C_{Dn} : carrier modulation capacitance

C_D is usually problematic because of the Miller effect and it comes from the depletion region in the base




Cutoff Frequency WT

Setup this measurement circuit



$$C_{TOT} = C_B + C_\pi = C$$


$$\frac{I_C}{I_B} = \frac{\beta}{1 + SCr_\pi} \quad I_C = g_m i_B \frac{\frac{1}{SC} r_\pi}{\frac{1}{SC} + r_\pi}$$



$$\frac{I_C}{I_B} = \frac{\beta}{1 + SCr_\pi} = \gamma = \frac{1}{(C_B + C_\pi)\beta/g_m}$$

$$W_T = \frac{g_m}{C_\pi + C_B} = \frac{1}{\frac{C_\pi}{g_m} + \frac{C_B}{g_m}}$$

Note, C_π and C_B change with current so increasing I_C will not increase W_T :



$$I_C = q D_u A \frac{n(0)}{W_B} \quad Q = q \frac{A W}{2} n(0) \rightsquigarrow \text{Area of triangle}$$

$$\gamma_{DIFF} = \frac{Q}{I_C} = \frac{W_B^2}{2 D_u} = \frac{W_B^2}{2 \mu_n K T}$$

$$C_\pi = \frac{dQ}{dV_{BE}} \quad g_m = \frac{dI_C}{dV_{BE}} \quad \leftarrow \quad \frac{C_\pi}{g_m} = \frac{dQ}{dI_C} = \gamma_{DIFF}$$

(1)


(1) It means that it does not depend on bias but on tech only

To first order, we can consider C_B to be negligible with bias, so:

$$W_T = \frac{1}{\frac{C_\pi}{g_m} + \frac{R_L}{g_m}} = \frac{1}{\gamma_{DIFF}} = \frac{2 \mu_n K T}{W_B^2}$$

→ NEG with bias


Note:



At $w = w_T$ what's the i_E value?

One would be tempted to say $2i_B$ but it can't be possible. We have the 90° phase shift between i_C, i_B because of the capacitors

Impedance on collector



$$\left\{ \begin{array}{l} i_T = \frac{V_T - V_E}{R_C} + g_m V_E \\ i_T = \frac{V_T - V_E}{r_o} - g_m V_E \end{array} \right. \rightarrow Z_C(0) = \frac{V_T}{i_T} = r_o \left[1 + \frac{\beta R_C}{r_o} \left(\frac{1 + g_m r_o}{\beta + g_m R_C} \right) \right]$$

Typically $g_m V_o \gg 1$ so

$$Z_C(0) = \frac{V_T}{i_T} \approx r_o \left[1 + \frac{g_m R_C}{1 + R_C/\pi} \right]$$

$$\text{If } R_C \gg \beta/g_m \rightarrow Z_C(0) \approx r_o (1 + \beta) \approx r_o \beta$$

Note: cascaded BJTs are basically useless because it's not useful to have hard degeneration on bipolars (see later)


3) Noise in bipolar during stages

- To reduce noise, we typically increase the power (see later)
- We'll always have poles that filter noise
- ∞ noise cannot exist because we would have ∞ power otherwise



Is $1\mu\text{V}$ noisier than $50\mu\text{V}$? It depends on the noise considered
(voltage noise $\rightarrow 50\mu\text{V}$ is better current noise $\rightarrow 1\mu\text{V}$ is better)

For CMOS:




High freq bound: poles of the sys $\rightarrow f_{\max}$

Low freq bound: observation time $\rightarrow f_{\min}$

Since integrated noise is $\log\left(\frac{f_{\max}}{f_{\min}}\right)$,

even though we have high observation time, very little power is integrated with a T_{obs} increase

For bipolar:



Base shot noise is very annoying:

- If $R_e \rightarrow \infty$, $2qI_c$ will recirculate (cascode)

- $2qI_B$ will always be present \rightarrow stage

will be noisy even with large degeneration
(cascode BJTs are noisy, unlike CMOS)

R_{bb} : physical resistance between base and collector

Input referred noise


Consider just collector noise, what matters is SNR!

$$(SNR)^2 = \frac{\int_0^{\text{BW}} |S_{\text{signal}}|^2 df}{2q I_c R_L^2 (\text{BW})}$$


$$(SNR)^2 = \frac{\int_0^{\text{BW}} |S_{\text{signal}}|^2 df}{\frac{2q I_c}{g_m^2} \text{BW}} \rightarrow \text{Comparing input voltage with input referred voltage noise!}$$

$\frac{2q I_c \text{ BW}}{g_m^2} \rightarrow \frac{2q V_{TH}^2 \text{ BW}}{I_c} \rightsquigarrow$ it's better to have large I_c to improve SNR



Input referred noise generators:



More in general, we model a noisy stage with a noiseless stage + two uncorrelated input noise generators:




When we connect a Thevenin eq input source, we can have just one total equivalent noise gen:



This is NOT correct because we did not take (8) into account!

By considering the full correlation, we need to:



$$\overline{E_n^2} \left(\frac{r_\pi}{R_S + r_\pi} \right)^2 g_m^2 = 2g_I C$$

full input referred noise

$$\overline{E_n^2} = \frac{2g_I C}{g_m^2} \left(1 + \frac{R_S}{r_\pi} \right)^2 = \underbrace{\frac{2g_I C}{g_m^2}}_{\overline{E_n^2}} + \underbrace{\frac{2g_I C R_S^2}{\beta^2}}_{I_u^2 \cdot R_S^2} + \underbrace{\frac{2g_I C \cdot 2R_S}{g_m^2 r_\pi}}_{\text{double product}} \quad (1)$$


(neglected before)

Usually, because of ease of computation, we neglect (1),

However, at very high frequency correlated sources become relevant so we will take (1) into account again


~~Bipolar analog stage input referred noise~~

4) Common emitter input referred noise




- Load noise

$$\overline{E_n}^2 \left(\frac{1}{\frac{1}{gm} + R_E} \right)^2 = \frac{LUT}{R_L} \rightarrow \overline{E_n}^2 = LUT \frac{\left(\frac{1}{gm} + R_E \right)^2}{R_L}$$



$$\overline{I_n}^2 \beta^2 = \frac{LUT}{R_L} \rightarrow \overline{I_n}^2 = \frac{LUT}{\beta^2 R_L}$$

we neglect the base contribution $\frac{i}{\beta}$





$$\overline{E_n}^2 \left(\frac{1}{\frac{1}{gm} + Re} \right)^2 = 2q I_c \frac{\frac{1}{gm}}{\left(\frac{1}{gm} + Re \right)^2} \rightarrow \overline{E_n}^2 = \frac{2q I_c}{gm^2}$$

It would be tempting to put $Re \rightarrow \infty$ to make $i_1 = i$, but this is not useful at all since gain would also be killed.


In fact, to compute SNR we use $\overline{E_n}^2$ which does not have any Re dependence.

$$\overline{I_n}^2 \beta^2 = 2q I_c \rightsquigarrow \text{Same as } ④ \rightarrow \overline{I_n}^2 = \frac{2q I_c}{\beta^2}$$




- emitter resistor noise



- $r_{BB'}$ resistor noise



- base shot noise



Total input equivalent noise

$$\overline{E_u^2} = \frac{4kT}{R_L} \left(\frac{1}{gm} + Re \right)^2 + \frac{2gI_c}{gm^2} + 4kTr_{bb}' + 2gI_B Re^2 + 4kTR_e$$

$$\overline{E_u^2} = \frac{4kT}{R_L} \cdot \frac{1}{\beta^2} + \frac{2gI_c}{\beta^2} + \cancel{\quad} + 2gI_B + \cancel{\quad}$$

R_L I_c shot $\cancel{V_{bb}'}$ I_B shot \cancel{Re}

Note: by putting $Re = 0$, $Re \neq 0$ and by adjusting the gain (e.g. constant gain for both), we will see that feedback (i.e. degeneration of the emitter) will worsen the noise.

On top of that, an active load will add even more noise.

Dominant contributions w/o feedback ($Re = 0$)

$$\overline{E_u^2} = \frac{4kT}{R_L gm^2} + \frac{2gI_c}{gm^2} + 4kTr_{bb}'$$

② ③

Typically ② > ③ : $2gI_c > \frac{4kT}{R_L}$ $\Rightarrow I_c R_L > 2V_{TH}$ $V_{RL} > 2V_{TH}$

This is usually true because $V_{RL} \gg 50mV$ because of large gain so large R_L .

What about ② vs ③? \rightarrow called half noise in old

$$\frac{2gI_c}{gm^2} = \frac{2gI_c}{I_c} \cdot \frac{KT}{gm} \cdot \frac{1}{gm} = 2kT \frac{1}{gm}$$

literature

$$V_{bb}' \sim 100 \div 500 \text{ mV}$$

So we now compare $2kT \frac{1}{gm}$ with $4kTr_{bb}'$ $\Rightarrow \frac{1}{gm} \sim 25 \text{ mV} \div 2,5 \text{ kV}$

We clearly see that at low bias ③ is negligible with respect to ②, vice versa at high bias in which $4kTr_{bb}'$ is the ultimate noise limit:

$\overline{E_u^2} \approx \frac{2gI_c}{gm^2}$ because we usually design analog stages at low bias (see question 1 on the β/I_c plot)

$$\overline{I_u^2} = \frac{4kT}{R_L} \cdot \frac{1}{\beta^2} + \frac{2g_I I_C}{\beta^2} + 2g_I I_B$$

① ② ③

Note: $\overline{I_u^2}$ is unchanged \rightarrow feedback acts on voltage noise only.

Which source is dominant?

②

$$\frac{2g_I I_C}{\beta^2} = \frac{2g_I I_B}{\beta} \ll 2g_I I_B \quad \text{③} \quad \sim \text{② can be neglected}$$

$$\frac{4kT}{R_L \beta^2} \ll 2g_I I_B \rightarrow \frac{2kT}{9\beta} \cdot \frac{1}{R_L} \ll (I_B \cdot \beta) R_L \rightarrow \frac{2V_{TH}}{\beta} \ll V_{RL} \quad \longrightarrow$$

Verify this \leftarrow

\rightarrow This relationship is always true so we verified. ② \ll ③

Therefore $\overline{I_u^2} \approx 2g_I I_B$

Dominant contributions with feedback ($R_E \neq 0$)

Remember that, in order to have good degeneration:


$g_m R_E \gg 1 \rightarrow V_{RE} \gg V_{TH}$ or at least ≥ 1

For this reason $\frac{2g_I I_C}{g_m^2} = 2kT \cdot \frac{1}{g_m} \ll 4kT R_E$

Therefore $\overline{I_u^2} \approx 4kT R_E \rightsquigarrow$ feedback, in order to be good increases the overall noise

$\overline{I_u^2}$ remains unchanged because feedback does not affect it

5) Active load noise and other topologies



Note: we have two current generators back to back, we need to be careful not to push one of them into saturation because of miswatches


$$\overline{E_n^2} = 2 \cdot \frac{2qI_c}{g_{mu}^2} + 4kT r_{bb}^{upu} + 4kT r_{bb}^{pup} \left(\frac{g_{mu}^{pup}}{g_{mu}^{upu}} \right)^2$$

Usually negligible

Noise is doubled and we have no degrees of freedom

Since pup and upu transistors share the same current, thus the same g_{mu} .

Mirror noise on an active load




Suppose g_{mu} is the same for all

BJTs:

$$\overline{E_n^2} = 3 \overline{E_u^2} \text{ | single generator}$$

Of course, we usually change the mirror ratio not to waste too much power:



Reduced I_c by 10 \rightarrow noise lowers by 10.
Great news! Nope;



$$\left| \frac{E_n}{E_u} \right|^2 = 2 \cdot 2qI_c + 2q \frac{I_c}{10} \cdot (10)^2$$

At the end of the day power is lowered but noise is 10 times worse!

We cannot beat thermodynamics, tradeoffs between power and noise will always be there

Emitter follower noise

It's clear that when we short V_{out} , all current generators are in parallel:




$$\overline{E_n^2} = I_{qIB} R_{bb} + \frac{2qI_B}{gm^2} + \frac{2qI_C}{gm^2} + \frac{I_{qT}}{Re} \xrightarrow{\text{Trivial computation}}$$

$$\overline{I_n^2} = \cancel{0} + \frac{2qI_B}{\beta^2} + \frac{2qI_C}{\beta^2} + \frac{I_{qT}}{Re} \frac{1}{\beta^2}$$

Typically $\frac{2qI_C}{gm^2} \gg \frac{I_{qT}}{Re gm^2} \rightarrow I_C Re \gg 2V_{TH}$ typically true



The best emitter follower has a current generator as degeneration:



In the best case scenario, we double the noise.

Noise in bipolar current generators

A degenerated FET stage has (in theory) no noise limit, while BJTs do have:




$$\frac{\text{noise}_{\text{out}}}{\text{short}} = 2g_{\text{IB}} \left(\frac{1}{gm + Re} \right)^2 + \frac{4UT}{Re} \left(\frac{Re}{Re + \frac{1}{gm}} \right)^2 + 4UT r_{\text{bb}'} \frac{1}{(gm + Re)^2} + 2g_{\text{IB}} \left(\frac{Re}{Re + \frac{1}{gm}} \right)^2$$

If $Re \rightarrow \infty$ we can see that $2g_{\text{IB}}$ will be the upper limit

Verify that $2g_{\text{IB}} > \frac{4UT}{Re} \rightarrow I_{\text{c}} \cdot Re > 2\beta V_{\text{TH}}$


→ Very difficult to achieve since $2\beta V_{\text{TH}} \approx 5 \div 10 \text{V}$

Current mirrors noise



$$i_{\text{out}} = 2 \cdot 2g_{\text{IB}} I_{\text{c}} + 2 \cdot 2g_{\text{IB}} + 2 \cdot 4UT r_{\text{bb}'} gm^2 \left(\frac{\beta}{\beta + 1} \right)^2$$


We could also have a degenerated mirror. It is not common, but it is usually done to increase the impedance and linearity:



$$i_{\text{cc}} = 2 \cdot 2g_{\text{IB}} \cdot \left(\frac{1}{gm} \right)^2$$


$$= \frac{1}{gm} \parallel Re \parallel \frac{2g_{\text{IB}}}{gm^2}$$

6) Sampled noise




C can be intentional or parasitic

$$\sigma_v^2 = \frac{4kT}{4\pi RC} \approx \frac{kT}{C}$$




Sampled sys:



$V_{out} \sim$ When we "freeze" the voltage on C, we also freeze the noise value $\rightarrow \sigma_v^2 = \frac{kT}{C}$

Keep in mind spectrum folding:



This changes with oversampling, since we're spreading the noise on a larger bandwidth compared to the signal one!

Note that:


- If we increase f_s to reduce the noise, it means that we need to reduce the capacitance values \rightarrow higher noise!

$$\text{e.g.: } f_s' = 10 \cdot f_s \rightarrow C' = C/10 \rightarrow \text{noise}_{C'} = 10 \cdot \text{noise}_C \rightarrow \text{Zero advantage}$$

Oversampling works best with quantization noise.

- If we increased f_s but keeping the capacitances the same, we would need to burn more power because of the higher requirement on speed with a large capacitive load \rightarrow power/noise tradeoff is always there


7) Differential pair noise



We have two IN, two OUT. It means that we can apply the differential mode and common mode, which "should" be orthogonal (that's why they're called modes).


We will take into account $\overline{E_n^2}$ only when input referring, because the input noise equivalence for the input noise current generator does not always work, while it's well justified for $\overline{E_n^2}$.

Note:



if $R_1 \neq R_2 \rightsquigarrow$ Stage is unbalanced, thus the tail noise generator in will reach the output even though it should give a CM contribution only.

That is why it is always best to compute the "final" SNR @ OUT instead of input referring everything.



$$|i_{\text{OUT}}|_{\text{TOT}} = 4 \cdot 2g I_c$$

$$\overline{E_n^2} g_m^2 = 2g I_c \cdot 4 \rightarrow \underline{\overline{E_n^2}} = \frac{4 \cdot 2g I_c}{g_m^2}$$

Note: in bipolar, if we don't use passive loads, active load noise is as important as the input pair

8) Offset : matching issues

High performance systems can be built with high accuracy even though integrated components can have up to 20% tolerance. How come? We design everything relying on the ratio between components and not on the absolute values. e.g:

$$\left(\frac{R_2 + 1}{R_1} \right) = G, \text{ suppose } R_2 = R_2 + \Delta R_2$$


$$R_1 = R_1 + \Delta R_1$$

small error

$$\frac{R_2 + \Delta R_2}{R_1 + \Delta R_1} = \frac{R_2}{R_1} \cdot \frac{1 + \frac{\Delta R_2}{R_2}}{1 + \frac{\Delta R_1}{R_1}} \approx \frac{R_2}{R_1} \left(1 + \frac{\Delta R_2}{R_2} \right) \left(1 - \frac{\Delta R_1}{R_1} \right) \approx \text{neglect 2nd order product}$$

$\approx \frac{R_2}{R_1} \left(1 - \frac{\Delta R_1}{R_1} - \frac{\Delta R_2}{R_2} \right)$ We always have a relative error
that's why we can achieve good tolerances

Consider two capacitors $C_1 = C_2 = C$, we can use the common centroid technique to cancel any process gradient:



What's left now is just random fluctuations. Pelgrum formula states that

$$\sigma_{\Delta C} \propto \frac{1}{\sqrt{WL}}$$


The larger the area, the smaller the variance

Therefore $\frac{C_1}{C_2} \approx \frac{C_1}{C_2} \left[1 + \frac{\Delta C_1}{C_1} + \frac{\Delta C_2}{C_2} \right]$ They improve given a larger area (of course ratio C_1/C_2 is the same)

SW. capacitor filters are particularly helpful because they do not rely on RC or $\frac{C}{sum}$ constants but on capacitors ratio!

Current generator mismatch

$$I_D = K (V_{DS} - V_T)^2 \quad \text{Usually } K, V_T \text{ have variance}$$



Assume a small error:

$$dI = dK (V_{DS} - V_T)^2 - 2K (V_{DS} - V_T) dV_T$$

$$\frac{dI}{I} = \frac{dK}{K} - \frac{2dV_T}{V_{DS}} = \frac{dK}{K} - \frac{gm}{I} dV_T$$

If we repeat the measurement on 90 samples, we'll see:

$$\frac{\sigma_{\Delta I}^2}{I} = \frac{\sigma_{\Delta K}^2}{K} + \sigma_{V_T}^2 \frac{4}{(V_{DS} - V_T)^2}$$

This assumes $\Delta V_T, \Delta K$ to be uncorrelated → not true
adimension $[V^2]$

Typically, since we work with small $V_{OV} = V_{DS} - V_T$, the $\sigma_{V_T} \frac{4}{V_{OV}^2}$ factor is more dominant

$$\frac{\sigma_{\Delta I}^2}{I} = \frac{\sigma_K^2}{WL} + \frac{\sigma_{V_T}^2}{WL} \cdot \frac{4}{V_{OV}^2}$$

BJT mirror mismatch (next page uses different computation for V_{DS})

$$I_T = I_C + \frac{I_C}{\beta} = I_C \left(\frac{\beta+1}{\beta} \right) \quad N_T = \frac{I_C}{gm} = \frac{I_T}{gm} \cdot \frac{\beta}{\beta+1}$$

$$Req_1 = \frac{N_T}{I_T} = \frac{\beta}{\beta+1} \cdot \frac{1}{gm}$$

$$V_X = i \cdot (Req_1 / Req_2) = i \cdot \frac{\beta}{\beta+1} \cdot \frac{1}{gm}$$

$$= i \cdot \frac{\beta}{\beta+2} \cdot \frac{1}{gm}$$

$$\frac{\beta \cdot 1 \cdot \frac{1}{gm}}{(\beta+1)gm \cdot gm} = i \cdot \frac{1}{gm} \cdot \frac{\beta}{\beta+1}$$



$$\frac{\beta \cdot 1 + \beta}{\beta+1} \cdot \frac{1}{gm} = \frac{\beta+2}{\beta+1} \cdot \frac{1}{gm}$$

$$\tilde{i} = gm N_X = \frac{\beta}{\beta+2}$$

This is very stupid, but it uses voltages and currents to get to the same result

Upper of a differential pair

MOSFET



- V_T mismatch is modeled as a ΔV_T generator on one of the two MOS \rightarrow it is directly comparable with V_{os}

- K mismatch will introduce a $I_2 - I_1 = \Delta I$ modeled as:

$$\begin{array}{c} \text{Diagram showing two NMOS transistors with currents } I + \frac{\Delta I}{2} \text{ and } I - \frac{\Delta I}{2} \text{ flowing from the gates.} \\ \text{Equation: } \frac{gm}{2} V_{os} = \frac{\Delta I}{2} \rightarrow V_{os} - \frac{\Delta I}{2} = \frac{\Delta I}{gm} \frac{V_{ov}}{2} = \frac{\Delta K}{I} \frac{V_{ov}}{2} \end{array}$$

$\downarrow \text{LOCK}$

If ΔV_T , ΔK are uncorrelated (not true)

$$\overline{V_{os}}^2 = \overline{V_{VT}}^2 + \overline{\frac{\Delta K}{I}}^2 \frac{V_{ov}}{4}$$


Note that noise/offset calculations are the same and most of the times if noise is high, then also offset will be relatively high.

e.g.: consider the input equivalent noise of a MOS diff pair

$$\overline{E_n}^2 = \frac{(4KTRgm_n + 4KTRgm_p) \cdot 2}{gm_n^2} = 8KTR \left[\frac{1}{gm_n} + \frac{gm_p}{gm_n^2} \right]$$

$$\text{While } \overline{V_{os}}^2 = \overline{V_{VT}}^2 + 6V_{TP}^2 \left(\frac{gm_p}{gm_n} \right)^2 \quad \begin{matrix} \nearrow \text{similarities are shown} \\ \searrow \end{matrix}$$

Same offset reasoning can be done with passive loads:




$$gm V_{os} \cdot R = \Delta R \cdot I_o$$

$$V_{os} = \frac{I_o}{gm} \left(\frac{\Delta R}{R} \right) = \frac{\Delta R}{R} \cdot \frac{V_{ov}}{2}$$

$$\overline{V_{os}}^2 |_R = \frac{\overline{\Delta R}^2}{R} \cdot \frac{V_{ov}^2}{4}$$

Q1: Differential pair offset



For bipolar transistors:

- emitter area mismatch
- base doping mismatch

$$I_c = I_s e^{\frac{V_{BE}}{V_{TH}}} \quad A_e = \text{emitter area}$$

$$\text{gm} \frac{V_{OS}}{2} = \frac{\Delta I}{2} \rightarrow V_{OS} = \frac{\Delta I}{\text{gm}} = \frac{\Delta I}{I} \cdot V_{TH} = \frac{\Delta I_s}{I_s} \cdot V_{TH} \quad (1)$$


$\downarrow I_c \propto I_s$

We sometimes find $\frac{\Delta I_s}{I_s}$ expressed through pelgram $\frac{\Delta I_s}{I_s} = \frac{A \Delta I_s}{A_e}$

④ We have V_{TH} instead of V_{OS} (nos), since $V_{TH} < V_{OS}$

offset is usually lower for BJTs compared to MOSFETs.

BJT systematic offset of the current mirror



$$V_{BE3} = V_{BEH} \Rightarrow V_{TH} \ln\left(\frac{I_{C3}}{I_{S3}}\right) = V_{TH} \ln\left(\frac{I_{Ch}}{I_{Sh}}\right)$$

If $I_{S3} = I_{Sh}$ then $I_{C3} = I_{Ch} = I_c$


$$I = I_c + I_c + \frac{I_c}{\beta} = I_c \left(\frac{\beta+2}{\beta} \right) \rightarrow I_c = I \cdot \left(\frac{\beta}{\beta+2} \right)$$

If diff pair has perfect balance I , a sum fraction will flow to 2nd stage

thus generating a systematic offset ($I_{cc} = I_c - I$)

$$V_{OS} \cdot \text{gm} \cdot 2 = I \cdot \frac{2}{\beta+2} \rightarrow V_{OS} = \frac{I}{\text{gm}} \cdot \frac{2}{\beta} = \frac{2V_{TH}}{\beta}$$

$\downarrow \text{Neglect}$



$$\text{because } I_{cc} = I - I_c = I_0 \left(1 - \frac{\beta}{\beta+2} \right) = I_0 \frac{\beta}{\beta+2}$$

Remember that this needs to be balanced by design since it's deterministic.

For MOSFET sys. offset recall the analog circuit design notes

Large relative error offset

passive load

We said that, for a small error:

$$V_{OS} = V_{TH} \frac{\Delta I_s}{I_s} \quad \text{and we can easily find } V_{OS} = V_{TH} \frac{\Delta R}{R} \quad \boxed{2}$$

What about a large error?

$$\underbrace{V_{BE1} - V_{BE2}}_{V_{OS}} = V_{TH} \ln \left(\frac{I_{C1}}{I_{S1}} \right) - V_{TH} \ln \left(\frac{I_{C2}}{I_{S2}} \right) = V_{TH} \ln \left(\frac{I_{C1}}{I_{C2}} \cdot \frac{I_{S2}}{I_{S1}} \right)$$

$$\text{To have } N_{\text{out}} \text{ diff} = 0 \text{ (no sys. offset)} \quad I_{C_1} R_1 = I_{C_2} R_2 \quad \frac{I_{C_1}}{I_{C_2}} = \frac{R_2}{R_1}$$

$$V_{OS} = V_{TH} \ln \left(\frac{R_2}{R_1} \frac{I_{S2}}{I_{S1}} \right) = V_{TH} \ln \left[\frac{\frac{R - AR}{2}}{\frac{R + AR}{2}}, \frac{I_S - \frac{\Delta I_S}{2}}{I_S + \frac{\Delta I_S}{2}} \right]$$

$$= V_{TH} \ln \left[\frac{1 - \frac{\Delta R}{2R}}{1 + \frac{\Delta R}{2R}} \cdot \frac{1 - \frac{\Delta IS}{IS}}{1 + \frac{\Delta IS}{IS}} \right] \quad \text{so we stop here for large errors}$$

Assume now $\Delta R, \Delta I_s$ small \rightarrow let us find again ① and ②;


$$\frac{1}{1+x} \approx 1-x \quad \text{for } x \rightarrow 0 \quad \text{So}$$

$$V_{OS} \cong V_{TH} \ln \left[\left(1 - \frac{\Delta R}{2R} \right)^2 \right] + V_{TH} \ln \left[\left(1 - \frac{\Delta IS}{2IS} \right)^2 \right] = 2V_{TH} \left[\ln \left(1 - \frac{\Delta R}{2R} \right) + \ln \left(1 - \frac{\Delta IS}{2IS} \right) \right]$$

$$\ln(1+x) \approx x \quad \text{for } x \ll 1$$

$$\underline{V_{OS} \approx -2 V_{TH} \frac{\Delta R}{R} - 2 V_{TH} \frac{\Delta I_S}{I_S}} \stackrel{\cong}{=} \underline{\underline{V_{TH} \frac{\Delta R}{R}}} + \underline{\underline{V_{TH} \frac{\Delta I_S}{I_S}}}$$

Offset + feedback



Consider a ΔV_T mismatch on M_4 , we would see a gmp $\Delta V_T R_{out}$ step at V_{out} without feedback, let's see what happens instead

$$G_{loop} = -\text{gmp} \cdot R_{out} \left(\frac{R_1}{R_1 + R_2} \right)$$

$$V_{out} = \Delta V_T \frac{\text{gmp} R_{out}}{1 + \text{gmp} R_{out} \left(\frac{R_1}{R_1 + R_2} \right)} = \Delta V_T \frac{\text{gmp}}{\text{gmp} + \left(1 + \frac{R_2}{R_1} \right)} = \Delta V_T \frac{\text{gmp}}{\text{gmp} + \left(1 + \frac{R_2}{R_1} \right)}$$


$R_{out} \rightarrow \infty, G_{loop} \rightarrow \infty$

Feedback rebalances the stage on M_2 so that the offset is reduced at the output.

In principle, we should consider the common mode as well but here we consider CMRR $\rightarrow \infty$. It's the same thing we do for E_n so even more similarities between noise/offset. We consider ∞ CMRR because offset is usually more relevant just for differential mode

10) Exam example on degenerated mirror + degenerated input pair noise

and offset



$$I_{CC,AV} = \frac{N \cdot I}{\frac{2}{g_{m1}} + 2R_1}$$

$$r_o = \infty \quad \beta = \infty$$

Pros/cons of degeneration

+ R_3, R_4 increase mirror impedance (for finite r_o)

+ $R_1, R_2 = \text{input} = r_a$

+ input degeneration has a smaller $g_m \rightarrow SR$ (smaller g_m but with the same g_I gain)


- R_1, R_2, R_3, R_4 introduce noise + mismatch

- larger voltage headroom needed because of R_1, R_2 bias.

It can be improved with

but the two new generators will add noise and mismatches since they are not CM any more

Input pair noise:



$$2(iu - ia) = 2 \cdot i_{in} \cdot \frac{1}{g_{m12}} = i_{CC}$$

$$\frac{1}{g_{m12}} + 2R_{12} = 1$$

$$\text{Noise}_{\text{input}} \cdot \frac{1}{\frac{1}{g_{m12}} + 2R_{12}} = i_{CC}$$


→ 2 transistors

$$\Rightarrow \text{Noise}_{IN}^2 = \frac{i_{in}^2}{g_{m12}^2} \rightarrow \text{Eu}_{pair}^2 = 2 \cdot \frac{2g_{IC}}{g_{m12}^2}$$

Note: degeneration, as always, does not improve noise

(feedback almost always does not improve noise!)

Mirror transistors noise Q₄



$$i_{cc} = i_{in} \cdot \frac{1/gm_{34}}{R_{34} + 1/gm_{34}} = \frac{V_n |_{IN}}{\Sigma + 2R_i} \cdot \frac{1}{gm_{34}}$$

$$|V_n|_{IN} = i_{in} \left(\frac{1 + gm R_{12}}{1 + gm R_{34}} \right)$$


$$\boxed{E_n^2 = \frac{2g I_c}{gm^2} \left(\frac{1 + gm R_{12}}{1 + gm R_{34}} \right)^2}$$

Degeneration of

the input pair increases the noise


of the other stages because of the lower differential gain

Mirror transistor noise Q₃



Thevenin
equiv.

$$\frac{2g I_c}{gm_3^2}$$




$$N_n = \frac{i_n}{gm}$$

Since $\beta \rightarrow \infty \Rightarrow N_x \approx N_n \rightarrow i_{cc} = N_x \cdot \frac{1}{\frac{1}{gm_4} + R_{34}}$

$$\rightarrow \boxed{E_n^2 = \frac{2g I_c}{gm^2} \cdot \left(\frac{1}{\frac{1}{gm} + R_{34}} \right)^2} \quad \text{exactly like Q}_4 \text{ noise} \rightarrow$$

$$\boxed{E_n^2 = E_n^2 |_{Q_4}}$$




N_u1 and N_u2 are on the same loop, therefore $\overline{E_n}^2 \Big|_{R_{12}} = 4 \text{KTR} (2R_1)$

Note: R_1, R_2 increase Q_3, Q_4 noise and their noise is directly comparable to the input differential pair noise \rightarrow their contribution (remember that $gmR \gg 1$) will most probably be the largest one.

R_3, R_4 noise


$$i_{cc} = \frac{N_u4}{\frac{1}{gm4} + R_4} \rightarrow \overline{E_n}^2 = 4 \text{KTR}_{34} \left(\frac{1 + gmR_{12}}{1 + gmR_{34}} \right)^2$$



Since we're on the same loop, we can easily move the generator from left to right so that

$$\overline{E_n}^2 \Big|_{R_3} = \overline{E_n}^2 \Big|_{R_4}$$

Input pair offset




$$R_1 = R_2$$

We place V_{OS} in order to balance the output current to 0. ($I_{Q1} = I_{Q2} = I_0$)


Since $V_{R1} = V_{R2}$ (trivial), $V_{BE1} \neq V_{BE2}$:

$$\begin{aligned} V_{OS} &= V_{BE1} + I_0 R_1 - I_0 R_1 - V_{BE2} \\ &= V_{BE1} - V_{BE2} \stackrel{\approx}{=} -V_{TH} \frac{\Delta I_S}{I_S} \end{aligned}$$

small error (refer to offset theory)



Input resistor offset



By balancing using V_{OS} , we have

$$V_{BE1} = V_{BE2}, \text{ so}$$

$$\underline{V_{OS} = V_{BE1} + I_0 \left(R_1 + \frac{\Delta R_1}{2} \right) - I_0 \left(R_1 - \frac{\Delta R_1}{2} \right) - V_{BE2} = (I_0 R_1) \frac{\Delta R_1}{R_1}}$$


$I_0 R_1 \sim 1V \rightarrow$ Voltage headroom on bias

$\Delta R_1 / R_1 \sim$ is usually small

Note: R_1, R_2 do not have any effect on other offset contribution and moreover they add themselves a significant one!

R_3, R_4 offset

$$R_3 = R_3 + \Delta R / 2$$



$$I_{Q3} \neq I_{Q4} \rightarrow V_{BE3} \neq V_{BE4}$$

V_{OS} unbalances the input pair so that $i_{out} = 0$ and $i_{DIFF}|_{V_{OS}} = \Delta I$

$$\Delta I = \frac{V_{OS}}{\frac{g_m}{2} + \frac{1}{2R_{12}}} \quad (2)$$

Now we need to link ΔI to ΔR :

$$(R_3 + \frac{\Delta R_3}{2})(I + \frac{\Delta I}{2}) + V_{TH} \ln\left(\frac{I + \frac{\Delta I}{2}}{I_S}\right) = (R_3 - \frac{\Delta R_3}{2})(I - \frac{\Delta I}{2}) + V_{TH} \ln\left(\frac{I - \frac{\Delta I}{2}}{I_S}\right)$$

$$R_3 (\Delta I) + \Delta R_3 I + V_{TH} \ln\left(\frac{1 + \frac{\Delta I}{2I}}{1 - \frac{\Delta I}{2I}}\right) = 0 \quad \frac{1}{1-x} \sim 1+x \text{ for small } x$$

$\ln(1+x) \sim x \text{ if } x \ll 1$


$$R_3 \Delta I + \Delta R_3 I + 2V_{TH} \ln\left(1 + \frac{\Delta I}{2I}\right) \approx R_3 \Delta I + \Delta R_3 I + \frac{V_{TH}}{I} \cdot \Delta I$$

$$\Delta I = \frac{-I}{R_3 + \frac{1}{g_m}} \Delta R_3 \quad (1)$$


$$\text{We plug (1) into (2)} \rightarrow V_{OS} = -I \Delta R_3 \frac{1 + g_m R_{12}}{1 + g_m R_{34}}$$

We find noise similarities again!

We can alternatively see this as:



Mirror generator offset



Since $I_c \propto I_s \rightarrow \Delta I_s \rightarrow \Delta I_c$!

$$\text{So } V_{R3} + V_{BE3} = V_{RL} + V_{BE4}$$

$$R_3 \left(I + \frac{\Delta I}{2} \right) + V_{TH} \ln \left(\frac{I + \frac{\Delta I}{2}}{I_s + \frac{\Delta I_s}{2}} \right) = R_3 \left(I - \frac{\Delta I}{2} \right) + V_{TH} \ln \left(\frac{I - \frac{\Delta I}{2}}{I_s - \frac{\Delta I_s}{2}} \right)$$

$$R_3 \Delta I \approx -V_{TH} \ln \left[\left(\frac{1 + \frac{\Delta I}{2I}}{1 + \frac{\Delta I_s}{2I_s}} \right)^x \cdot \left(\frac{1 - \frac{\Delta I}{2I}}{1 - \frac{\Delta I}{2I}} \right)^{\cancel{x}} \right] \approx -V_{TH} \ln \left(\left(1 + \frac{\Delta I}{2I} \right)^2 \left(1 - \frac{\Delta I_s}{2I_s} \right)^2 \right)$$

$$R_3 \Delta I \approx -2V_{TH} \ln \left(1 + \frac{\Delta I}{2I} \right) - 2V_{TH} \ln \left(1 - \frac{\Delta I_s}{2I_s} \right) \approx$$


$$R_3 \Delta I \approx V_{TH} \frac{\Delta I}{I} - V_{TH} \frac{\Delta I_s}{I_s} \rightarrow \Delta I = \frac{V_{TH} \frac{\Delta I_s}{I_s}}{R_3 + \frac{1}{g_m M_{34}}}$$

$$V_{OS} = \frac{1}{\frac{1}{g_m} + \cancel{R_1}} \cdot \cancel{\Delta I} = \frac{V_{TH} \frac{\Delta I_s}{I_s}}{R_3 + \frac{1}{g_m M_{34}}}$$

$$V_{OS} = V_{TH} \frac{\Delta I_s}{I_s} \frac{1 + g_m R_{12}}{1 + g_m R_{34}} \approx \text{similar to noise}$$

If $\beta < +\infty$ then we have an additional offset term given by the mirror (not computed but easy to find)

II) CMRR and fully differential amplifiers



$$\text{Differential mode } V_{IN}^+ - V_{IN}^- = V_{DIFF}$$

$$\text{Common mode } \frac{V_{IN}^+ + V_{IN}^-}{2} = V_{CM}$$

For the output, there should be two gains, one diff. and one CM, that are orthogonal as well (not true)

$$V_{IN, DIFF} \xrightarrow{A_{D,D}} V_{OUT, DIFF}$$

$$V_{IN, CM} \xrightarrow{A_{c,c}} V_{OUT, CM}$$

We can build a matrix that connects input mode to output result

$$A_{DD} = g_m R \quad A_{CC} \approx -\frac{R}{2r_o}$$

However, real circuits have non idealities \rightarrow two unwanted gains:


$$V_{IN, DIFF} \xrightarrow{A_{CD}} V_{OUT, DIFF}$$

$$V_{IN, CM} \xrightarrow{A_{DC}} V_{OUT, CM}$$

Which is worst? A_{CD} because after the stage the CM disturbance will not be recognized as common mode anymore

A_{CD}


Consider a load mismatch and suppose that $2i_{CM}$ perfectly divides through Ω_1, Ω_2 :



$$A_{CD} = -\frac{\Delta R}{2r_o} \xrightarrow{\text{statistical result}}$$

Of course, we could have an emitter area mismatch

A_{DC}



$$V_{OUT}^+ = g_m \frac{V_{DIFF}}{2} \left(R - \frac{\Delta R}{2} \right)$$

$$V_{OUT}^- = -g_m \frac{V_{DIFF}}{2} \left(R + \frac{\Delta R}{2} \right)$$

$$A_{DC} = -g_m \frac{\Delta R}{4}$$


A_{DC} is generally less problematic because with fully diff. amps we reject common mode contributions so the following stages will take care of this

ISSUES:

A_{CD} = following stages will recognize this as a wanted differential signal

A_{DC} = can push the 2nd stage (and 1st stage as well) into bias conditions that decrease the performance

In single ended amplifiers the problem is even worse




- ① high impedance on tail gen
- ② perfect symmetry

How do we limit A_{CD} and $A_{C,0}$?

② We never have it on single endedamps because of the current mirror!

Connection between open loop CMRR and closed loop circuits

$CMRR = \frac{A_{DD}}{A_{CC}} \rightsquigarrow$ it's open loop but we always work with feedback circuits, why is it still useful?



→ This configuration exerts a lot the CM signal
Fully diff. amplifiers are better wrt. this

Approximation: $V_E = 0$ for CM so $V_{CM} = \frac{V^+ + V^-}{2} = V_{IN+} + V_{IN-} = V_{IN}$

While $V_E = V_{IN} - V_o \frac{R_1}{R_1 + R_2}$ for DM

$$V_{OUT} \approx A_D V_E + A_C V_{IN} \rightarrow \frac{V_{OUT}}{V_{IN}} \approx \underbrace{\frac{A_D}{1 - G_{loop}}} + \underbrace{\frac{A_C}{1 - G_{loop}}} \quad \begin{matrix} ① \\ ② \end{matrix}$$

Where $G_{loop} = -A_D \frac{R_1}{R_1 + R_2}$

① Wanted signal ② spurious signal

$$\text{Figure of Merit: } CMRR = \frac{\text{Wanted}}{\text{spurious}} = \frac{A_D / \cancel{(1 - G_{loop})}}{A_C / \cancel{(1 - G_{loop})}} = \frac{A_D}{A_C}$$

And we end up with the open loop computed CMRR

If we were more rigorous:


$$V_E = V_{IN} - V_{OUT} \frac{R_1}{R_1 + R_2} \quad \text{and} \quad V_{CM,IN} = \frac{1}{2} \left[V_{IN} + V_{OUT} \frac{R_1}{R_1 + R_2} \right]$$

$$\frac{V_{OUT}}{V_{IN}} = \frac{A_D}{1 + \left(\frac{R_1}{R_1 + R_2} \right) \left(A_D - \frac{1}{2} A_C \right)} + \frac{1}{2} \frac{A_C}{1 + \left(\frac{R_1}{R_1 + R_2} \right) \left(A_D - \frac{1}{2} A_C \right)}$$

We're assuming that A_D, A_C are superimposable.

This is not true because A_C can introduce distortion on the output with even harmonics!

Example of CMRR increase in bipolar tech



In this case the asymmetry is set by the npn mirror. Since npn transistors have higher β , this circuit has better CMRR because of the higher symmetry

Where's the tradeoff? More transistors = lower speed at the cost of better CMRR (lower systematic offset)

(2) Rule of thumb for computing CMRR

$CMRR \approx \frac{VA}{V_{OS}}$ → means we have a good tail generator

V_{OS} → means we have low misbalances

We can prove that CMRR is in this order of magnitude with some examples:

1. Consider the previously computed $A_{DD} = g_m R$ $A_{cc} = \frac{\Delta R}{2r_o}$

$$\text{then } CMRR = \frac{g_m R}{\Delta R} = \frac{I}{V_{TH}} \frac{2r_o}{\Delta R} \approx \frac{VA}{V_{OS}}$$

This is the most obvious case but other circuits will show a CMRR that is in the same order of magnitude.

2. Consider a misbalance on I_S of the diff. pair:

$$\frac{\Delta i_{out}}{i_{out}} = \frac{g_{m1} - g_{m2}}{g_{m1} + g_{m2}} \approx \frac{(I + \frac{\Delta I}{2}) - (I - \frac{\Delta I}{2})}{2I} \approx \frac{\Delta I}{2I} = \frac{\Delta I_S}{2I_S}$$

$$CMRR = \frac{g_m R}{\frac{1}{r_o} \left(\frac{\Delta I_S}{2I_S} \right) R} \approx \frac{VA}{V_{OS}}$$


3. Consider a β misbalance on the mirror, then

$$CMRR = \frac{g_m}{\frac{1}{r_o} \cdot \frac{2}{\beta}} = \frac{2r_o I}{V_{TH} 2/\beta} \approx VA / V_{OS}$$

↳ see previous computations

(Note: in example 2 see analog circuit design notes on question 17 on CMRR statis/determin. for a rigorous computation)

(3) CMRR variation with frequency



At HF we experience the effect of C_{par} which has a fairly large value.

In order to generate 2I current, the tail gen must have:


- ① Large ($\frac{W}{L}$)
- ② low V_{ov} (because of voltage dynamic/headroom)
- ③ large r_o for good CMRR \rightarrow Large VA \rightarrow $L_{tail} \gg L_{in, process}$

\rightarrow Since we meet ①, ③ requirements \rightarrow WL = Area is large and so does the C_{parasitic} tail

Consider the CM half circuit:


$$\begin{aligned}
 & \text{input} \xrightarrow{\text{gm}} i_{cm} = \frac{V_{cm}}{\frac{1}{gm} + 2r_o} \cdot \frac{1 + s \frac{C_T}{2} \cdot 2r_o}{1 + s \frac{C_T}{2} (2r_o || 1/gm)} \\
 & \quad = \frac{V_{cm}}{\frac{1}{gm} + 2r_o} \cdot \frac{1 + s C_T r_o}{1 + s \frac{C_T}{2} 1/gm} \\
 & \quad \xrightarrow{\text{gm} \ll 1} \frac{V_{cm}}{2r_o} \cdot \frac{1 + s C_T r_o}{1 + s \frac{C_T}{2} 1/gm} \\
 & \quad \xrightarrow{\text{@ low freq}} \text{We don't care about the HF pole, we} \\
 & \quad \xrightarrow{\text{@ very HF}} \text{see that } i_{cm} \approx \text{pretty soon because} \\
 & \quad C_T \text{ is large in value}
 \end{aligned}$$

D_{II} + C_{II} plot:





Both D_c and C_c gain see the Miller pole (this plot is V_{out} of an hypothetical 2nd stage). If we considered just the i_{cc} out of the 1st stage, we would

see the same result but with something like this:




14) Fully differential amplifier



We do not care much about the gain sign, we can easily swap directions (helpful for filter implementation)

Most fully diff. implementations are CMOS. Consider active loads




Issue: match currents of the two back-to-back generators by design → We need to dissipate more power to add a Common Mode Feedback (CMF) circuit.

What's the point of fully diff. then?

- PSRR is better because of more symmetry
- CM disturbances are rejected (Note: CM disturbs can either be externals or directly related to the circuit topology. e.g.: SW cap. circuits exert the CM a lot) → CMRR ↑
- Positive/Negative gain for free (single ended would need an additional inverting stage)


Fully diff telescopic amp



$$I_5 = I_6 = I \text{ need to be matched to } I_0 = 2I$$

$$\text{gain } A_{DD} = \frac{g_m}{2} V_D [2 r_{op} g_m r_{op}] / [2 r_{on} g_m r_{on}]$$

Note: Rout changes for DM and CM




$$N_O \Rightarrow \frac{V_O}{V_S} = \frac{1}{2z_1} \cdot 2z_2 = \frac{z_2}{z_1}$$

$$G_{loop} = -A_{DD} \cdot \frac{2z_1}{2z_1 + 2z_2}$$

Note: $V_{CM,N}$ will be set by both output CMF and input generator CM voltage!

15) DTE and CME biasing errors in fully diff amplifiers



1) Differential error (DTE)

$$I_{IN3} = I + \frac{\Delta I}{2} \quad I_{IN4} = I - \frac{\Delta I}{2}$$

We will experience output saturation

$\downarrow V_{OUT}^- \quad \downarrow V_{OUT}^+ \rightarrow$ Add issue (we will correct it with feedback)


We can say that DTE is a contribution to the offset

2) Common mode error (CME):


$I_{IN3} = I + \frac{\Delta I}{2} \quad I_{IN4} = I + \frac{\Delta I}{2} \rightarrow$ since it's a common mode contribution, it's a Acc issue

and therefore feedback can't correct it \rightarrow CMF!


We divide DTE and CME as follows:



Differential error correction through feedback



We can equivalently model the DTE as




$$|V_{\text{OUT DIFF}}|_{OL} = \frac{\Delta I}{2} [R_{op} // R_{on}]$$

$$|G_{\text{loop}}(0)| = \frac{g_m}{2} [R_{op} // R_{on}] \frac{R_1}{R_1 + R_2}$$

$$\underline{|V_{\text{OUT DIFF}}|_{CL}} = \frac{\Delta I [R_{op} // R_{on}]}{1 + g_m [R_{op} // R_{on}] \frac{R_1}{R_1 + R_2}} = \frac{\Delta I}{g_m} \left(1 + \frac{R_2}{R_1}\right) \frac{1}{1 + \frac{1}{G_{\text{loop}}}}$$

Ideal gain correction

Note: $\frac{\Delta I}{g_m}$ = input "equivalent offset" generator needed to unbalance the stage and correct the DTE



$$|V_{\text{OUT}}| = V_{os} + \frac{V_{os}}{2R_1} \cdot 2R_2 = V_{os} \left(1 + \frac{R_2}{R_1}\right) = \frac{\Delta I}{g_m} \left(1 + \frac{R_2}{R_1}\right)$$

$$|V_{\text{OUT}}|_{V_{IN}} = |V_{IN}| \frac{R_2}{R_1}$$


Diff gain differs from offset gain

Common mode error (correction: Let's see)

Consider the same feedback circuit of DME but now:



We now consider Acc for computing this ΔI contribution. $\int V_o^+$ and $\int V_o^-$




Consider the half-cell circuit, V_{out} is:

$$V_o = \Delta I [R_{op} / R_{on}(\text{gm } R_{\text{TAIL}})] \approx \Delta I R_{op}$$


We now consider the R_1, R_2 feedback:

$$\begin{aligned} \text{So } \Delta V_{CM\text{ OUT}} &\approx \Delta I R_{op} - \Delta V_{tail} \left(\frac{R_1}{R_1 + R_2} \right) \frac{R_{op}}{2 R_{\text{TAIL}}} \\ &= \Delta I \frac{R_{op}}{1 + \left(\frac{R_1}{R_1 + R_2} \right) \frac{R_{op}}{2 R_{\text{TOT}}}} \end{aligned}$$



$$G_{loop\text{ CM}} = - \left(\frac{R_1}{R_1 + R_2} \right) \cdot \frac{R_{op}}{2 R_{\text{TOT}}} \rightarrow R_{op} \approx R_{\text{TOT}} \Rightarrow \text{This "common mode Gloop" is very poor} \rightarrow \text{output still saturates}$$

We may try to increase the loop gain with a telescopic configuration:



$$Acc = - \frac{1}{2 R_{\text{TOT}}} (R_{op} \text{ gm } R_{op})$$

Now Acc is μ (~ 100) times larger than the normal amplifier. Is it enough? No:

$$\Delta V_{CM\text{ OUT}} = \Delta I \frac{g_m R_{op}^2}{1 + \frac{R_1}{R_1 + R_2} \frac{g_m R_{op}^2}{R_{\text{TOT}}}}$$


Nothing changes because ① and ② increase by the same magnitude:

$$\Delta V_{out} \approx \Delta I R_{\text{TOT}} \left(\frac{R_2}{R_1} + 1 \right) \rightarrow R_{\text{TOT}} \text{ is large} \rightarrow \text{feedback is not enough}$$

We need to devise a feedback that acts on the CM only. The solution for CMF is thus the CMF.

16) Common Mode Feedback (CMF)

DN circuit (partial)




$$ADD = \frac{gM_{12}}{2} (2R / (2r_{dp34} + 2r_{on}))$$

① there's R contribution

We can set $R \gg r_o$ because no bias current flows through it

- 1) V_{O^+} , V_{O^-} rise because of ΔI
- 2) V_A rises as well
- 3) A current is generated on the CMF branch and
- 5) Tail generator increases its current because of ④
- 6) Negative voltage step compensates ③ to have the correct $V_A = V_{OA}$ as it is set by the CMF circuit

Real implementations sometimes use voltage buffers to get high ADD:



We buffer R from r_{dp34}/r_{on} but we get

- More power dissipation
- less linearity than just R because of the active buffers (troublesome because V_O swing is large and a nonlinear CMF with large swings will move the V_{out} because of a differential signal only \rightarrow ADC nonlinear contribution that depends on V_{out} amplitude!)


$$\boxed{G_{loop(0)} = -\frac{g_{m67}}{2} \cdot \frac{1}{g_{m5}} \cdot g_{m5} \cdot r_{o3,4} \text{ in the order of } \mu}$$

Is this loop asymptotically stable? Both CM, DM see different impedances:

$$W_{Miller|DM} = \frac{1}{C_0 \left(\frac{2R}{2} // R_{op} // R_{on} \right)} = \frac{1}{C_0 (R // R_{op} // R_{on})} \underset{\downarrow}{\sim} \frac{2}{C_0 R_{op}}$$

$$W_{Miller|CM} = \frac{1}{C_0 R_{op}}$$


DM, CM poles differ by a factor 2,3 typically, but CM has 3 extra poles at least!



② $G_{loop CM}$ typically shows two poles in BW \rightarrow it can generate oscillations of the CM.

③ To have just one pole in BW, we cannot do much other than lowering $G_{loop CM}$ (it's the only correction that does not affect A_{os} which is wave critical)

How do we implement this lower gain? Double tail:



Remember that lower $G_{loop(0)}$ \Rightarrow lower accuracy

$$\text{For example } \left(\frac{W}{L}\right)_{M5,2} = \frac{1}{4} \left(\frac{W}{L}\right)_{M5}$$

Compute now the output swing due to a ΔI under the effect of the CMF

$$\Delta V_{CIR\text{ OUT}} = \frac{\Delta I \cdot r_{op}}{1 + g_{M6,7} \cdot \frac{1}{g_{M5}} \cdot \frac{g_{M5}}{4} \cdot r_{op}} \quad , \quad g_{M5,2} = \frac{1}{4} g_{M5}$$

$$G_{loop(0)}|_{CMF} = -g_{M6,7} \cdot \frac{1}{g_{M5}} \cdot \frac{g_{M5}}{4} \cdot r_{op} \approx g_{M6,7} r_{op} \sim g_{M6,7} \quad \text{1 order of magnitude}$$

We can decide that:


$$\frac{\Delta V_{CIR\text{ OUT}}}{\Delta I} \approx \frac{1}{g_{M6,7} \cdot \frac{g_{M5}}{4} \cdot g_{M5}}$$

Compute now $\Delta V_{CIR\text{ OUT}}$ given an input CM signal:

$$\frac{\Delta V_{CIR\text{ OUT}}}{\Delta V_{CIR\text{ IN}}} = \frac{\frac{r_{op}}{2 r_{op}}}{1 + G_{loop(0)}|_{CMF}} \approx \frac{1}{2 r_{op} \frac{g_{M6,7}}{4} \frac{g_{M5}}{g_{M5}}}$$


CM transfer is negligible, CMF is devised for setting the bias point. Of course Acc will be slightly better as well.

We can view this from a $Z_{out}|_{CM}$ change:




By putting the numbers in ①, ② they could differ by one order of magnitude.

Removing Miller pole from CM transfer



We usually don't remove the pole at all because we want a stable CMF loop

Alternative CMF current control mode



With a classic fully diff amp, we can directly connect V_A to $V_{out,4}$.

$$\frac{N_{\text{out}}}{N_{\text{ch}}} = - \frac{1}{2 \cdot \text{ROT}} \cdot \frac{1}{g \cdot \mu_3 \cdot h} \rightarrow \text{transistor!}$$


$$W_{Miller} |_{DII} = \frac{C_R}{2} (2 R || 2r_{on} || 2r_{off})$$

↳ Unchanged

$$W_{\text{Miller}} = \frac{1}{C_n \cdot 1/g_{\text{Miller}}}$$



Therefore $A_{c,c}$ and Wmiller_{cn} changed!

For telescopic cascades we'd need a level shifter:



Connecting V_A to V_x directly would break the cascaded transistors voltage headroom.

17) Example of an active CMF circuit



Instead of a resistive sensing, we use a double mosfet pair
(output load is now an added gate capacitance of the CMF)
Working principle is trivial.

$$G_{loop \mid CMF} = -\frac{g_{m11}}{2} \cdot 2 \cdot \frac{1}{g_{m11}} \cdot g_{m6,8} \cdot \frac{1}{2} R_{out} \xrightarrow{\sim} r_{op3,1}$$


$$V_{n0out} = V_{cn} + \Delta V_{cnout} \quad \text{set by design}$$

$$\Delta V_{cnout} = \frac{\Delta I R_{out}}{1 + \frac{g_{m11}}{g_{m6,8}} \cdot \frac{1}{2} R_{out}} \approx \frac{\Delta I}{g_{m6,8} \cdot \frac{1}{2} g_{m11}} \xrightarrow{\text{few mV typ value}}$$

Even with large output voltage swing:

① large V_D signal still has symmetrical

i_1 and i_2



② When $V_D > V_{n0}$ we need to be



careful because the stage is totally

unbalanced and the CMF cannot react

to CM swings anymore. Moreover, with


large V_D swings, g_{m11} change and

$G_{loop \mid CMF}$ decreases



\Rightarrow Totally unbalanced
chain

Notice that since one end of the pair is fixed to V_{CM} , a fully differential V_{D1}^+, V_{D2}^- will still exert both CM and CM:



$$V_{DIFF_1} = V_{D1}^+ - V_{CM} \quad \rightarrow \text{same for}$$

$$V_{CM_1} = \frac{V_{D1}^+ + V_{CM}}{2}$$


$$V_{DIFF_2}, V_{CM_2}$$

See the CM current contribution:

at first order, since V_{CM_1} and V_{CM_2}


are in opposite directions, i_{CM_1} and

i_{CM_2} are canceled through M_{11} branch (to first order)




Other notes:


- Sources of the double pairs have 2nd harmonics that are in phase \rightarrow contribution to I_{L1} current
- Originally designed not to have resistive loads on A_{DD}
- Real implementations have dummy loads to balance the V_{DDs} for better symmetry



- Any noise coming from the CMF double pair and propagating back to the amplifier through I_{L1} gives a common mode contribution because it drives a tail generator gate:



18) Example of a low power CMF




Lorion changes (ohmic) (decreases if ΔV_o is positive)

T_6, T_7 are for sure in ohmic region because $V_{GS} \gg V_T$

Circuit adjusts the bias current through the use of voltage controlled resistors in the "equivalent" degenerated mirror. The resistors $R_x = R_{ON}|_{T_6} // R_{ON}|_{T_7}$ $R_y = R_{ON}|_{T_8} // R_{ON}|_{T_9}$

Issue: large V_{out} swing will turn off $T_6, T_7 \rightarrow$ We can't have large output voltage:

$$I = \mu_n C_{ox} \left(\frac{W}{L} \right)_{6,7} \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$




$$G = \frac{I}{V_{DS}} \approx \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{GS} - V_T)$$

↳ conductance

$$R_x = \frac{1}{\mu C_{ox} \left(\frac{W}{L} \right)_6 (V_{GS} - V_T)_6 + \mu C_{ox} \left(\frac{W}{L} \right)_7 (V_{GS} - V_T)_7 + \Delta V} \quad (1)$$

Compute the $G|_{CMF}$:


$$g_{m6,7} = \left. \frac{\partial I}{\partial V_{GS}} \right|_{\text{ohmic}} = \mu_n C_{ox} \left(\frac{W}{L} \right)_{6,7} V_{DS}$$



We can easily estimate that $\frac{\Delta V_{CMF}}{\Delta I} \approx 1/g_{m6,7} \rightarrow$ the larger

the gm, the better. However our working region is ①, thus gm is small. Moreover, $G|_{CMF}$ changes with $V_{DS} \rightarrow$ ②

For the sake of completeness, let's be rigorous on Gloop (6)



If I move the M₆ gate by ΔV_{cno} , how much is ΔI ? bias M₅ voltage

$$IR + V_{as,1} = V_{BO} \quad \text{bias current}$$

$$\frac{I}{gm_{s,1}}$$

$$IR + V_T + \sqrt{\frac{I}{K'(\frac{W}{L})_{s,1}}} = V_{BO} \xrightarrow[\Delta I]{\text{small}} (dI)R + I(dR) \quad 2 \frac{1}{\sqrt{K'(\frac{W}{L})_{s,1}}} (dI) = 0$$

$$\textcircled{1} \quad dI = \frac{-dR}{\frac{1}{gm_{s,1}} + R} \quad \begin{array}{l} \text{I} \rightarrow \text{expected degenerated mirror result} \\ \text{Approx to be in linear region} \end{array}$$

$$R \approx \frac{1}{\mu_n C_{ox} \left(\frac{W}{L} \right)_6 V_{ov,6}} \quad \text{where } V_{ov,6} = (V_{as} - V_T)_6 = (V_{cno} - V_T)_6$$

If we have $\Delta V_{cno} \rightarrow \Delta V_{as,1, M_6}$, so for a small change dV_{cno} :


$$dR \approx -R \frac{dV_{cno}}{(V_{as}-V_T)_6} \rightarrow \text{Now plug this into } \textcircled{1}$$

$$dI = \frac{IR}{R + \frac{1}{gm_{s,1}}} \cdot \frac{dV_{cno}}{(V_{as}-V_T)_6} = \frac{V_{DS,6}}{(V_{as}-V_T)_6} \cdot \frac{dV_{cno}}{R + \frac{1}{gm_{s,1}}} \quad \text{I.R}$$

Remarks:

- If $V_{cno} \nearrow \Rightarrow I \nearrow$ - bias current I is insensitive to small V_{DS} change

The final Gloop (6) I_{cne} is:



If we neglect $1/gm_{s,1}$, then:

$$\frac{\Delta V_{cno}}{\Delta I} \approx \frac{1}{\mu_n C_{ox} \left(\frac{W}{L} \right) (V_{as}-V_T)_6} \cdot \frac{(V_{as}-V_T)_6}{V_{DS,6}} = \frac{1}{gm_{s,7}} \rightarrow \text{We finally (brutal approx.)}$$

demonstrated the previously mentioned estimation


Example of a switched capacitor

Since in SW. cap filters we already need SW and clock design, we can think of a SW. cap CTF circuit too!


$$\text{Circuit diagram: } \text{SW 1} \quad \text{SW 2} \quad \frac{Q}{T_S} = \frac{C V_o}{T_S} = \bar{I} \rightarrow T_S = \text{Equivalent}$$

Note: SW cap CTF is useless in circuits w/o SW cap.

because we wouldn't need clock and SW design. Look at the circuit:




To properly drive $M_{5,1}$ gate with the resistor sensing, we need a voltage (constant gen.) shifter V_A . When looking at the half circuit we see that we need an equivalent resistor and battery which can be easily implemented using SW capacitors. However, during phase 1 (ϕ_1), V_{G5} and V_{out} are floating \rightarrow connect another capacitor



Note: it's an equivalent resistor.


Even though we use capacitors, we still dissipate power on average!

And the following is the complete structure:




To properly compute instantaneous and average power dissipation and Gloop_{osc} stability, we always use simulations.

How it works. It's better to analyze a ΔI response using (and rearranging) the half circuit and seeing it as an OTA:



To simplify the discussion, assume $A_o \rightarrow +\infty$:



Assume that all charge is transferred

$$Q_{TOT \phi_1} = Q_{TOT \phi_2}$$

$$Q_{TOT \phi_1} \rightarrow (V_{CR} - V_B) C_R + (V_{out} - V_B - V_{os}) C_o$$


$$Q_{TOT \phi_2} \rightarrow (C_R + C_o) (V_{out} - V_B - V_{os})$$

$$V_{CR} = V_{CR} + V_{os}$$

Since we can select whatever shift V_A , this sw. cap CMF is suitable for telescopic and folded cascode amplifiers

Note: the "usual result" (1) comes from the equivalent analysis of the linear circuit with just R and V_A battery. This last sw. cap analysis shows that this ΔI compensation can be adjusted with sw. caps instead

20) Fully differential folded cascode amplifier




We can control the bias current in V_A , V_B , V_c .

$$I_1 > I \text{ and } I_0 = I_1 - I$$


See analog circuit design notes for analysis

Slew Rate analysis

Recall for a standard fully diff amp:



For a folded cascode:




Note: $I_1 > 2I$ because

$I_1 - 2I > 0$ on node A, otherwise Π_5, Π_6 would "shut off"

$$SR_{\text{DIFF}} = \frac{2I}{C}$$

In reality, even with $I_1 - 2I < 0$ SR works but with lower slope. Moreover, since the Π_5, Π_6 have to reverse the charge conditions (i.e.: switch drain with source), the whole process will take some time \rightarrow slower response and then we need to do it all again when recovering for the normal operation.

2) CMF applied to a two stage amplifier




$$\begin{cases} 2I = I_3 + I_4 \\ I_6 + I_7 = I_8 + I_9 \end{cases}$$

Note: N_{IN}^- , N_{O}^- and
 N_{IN}^+ , N_{O}^+ are positive!

$$Acc = \frac{|V_{Ocm}|}{|N_{INcm}|} > 0$$

DT 8: additional offset adjusted by feedback

CT 8: consider the classic R_1, R_2 feedback:




Note that, because of the double inversion,
 $|Gloop(0)|_{CT}$ will be positive!

$$|Gloop(0)|_{CT} = \frac{R_1}{R_1 + R_2} \cdot \frac{1}{2R_3} \cdot r_{o3,h} \text{ gain} \approx \frac{(R_1/R_2)}{2R_3} \text{ Large}$$

Not CMF!


This loop gain is usually large and wideband.

There is no particular solution to this, but since CMF is mandatory, we can:



By picking the other side of the differential pair, we add an extra inversion so that
 $|Gloop(0)|_{CMF} < 0$ which is the most important correction to a ΔI in bias conditions

22) CMF applied to a telescopic amplifier




Here we're loading the output with a capacitive load and we're directly balancing the bias current instead of going through the tail. Pros/cons:

- + faster because Gloop_{CMF} does not go through C_T
- CMF transistors now contribute to $\overline{E_n^2}$. Is it really true?


Compute noise contribution:

First of all, π_7 and π_8 have now lower bias current thus lower noise overall. ($I - I_0$ instead of I).

π_7, π_8 noise: We split π_8 noise in two DR and CN parts (for the justification, see next answer 23)



Π_{10}, Π_{11} DM + CM noise decomposition :



$\frac{in}{2}$ op Π_{10} flows to the output \rightarrow LUT & $g_{m10} \left(\frac{1}{2}\right)^2 = e_n^2 \left(\frac{g_{m12}}{2}\right)$


The argument is that CMF lowers mirror noise by I_0 , but at the same time increases stage noise by I_0 .

If we carefully select $\Pi_{10}, \Pi_{11}, \Pi_{12}$ You , we will end up with a less noisy stage.

However, since there are many close components to place into the layout, this CMF will affect the offset more.

23) Noise CM, DM decomposition, half circuit justification

(1)



→ What's the differential output noise?


$$V_{\text{OUT}} = 4U_T R \quad V_{\text{OUT}}^2 = \sigma^2 \rightarrow V_{\text{DIFF}} = 4U_T R$$

Is it really correct?

Suppose we split $\frac{4U_T}{R}$ into two

DM, CM contributions:

(2)




→ Even noise generators are now symmetrical to the central axis, can we do a half circuit noise equivalence?


The 3 current $\frac{iu}{2}$ generators are totally equivalent to (1)

$$V_{\text{OUT}}|_{\text{DIFF}} = \frac{in \cdot 2R}{2} \rightarrow V_{\text{IN}} g_m \cdot 2R = \frac{iu \cdot 2R}{2} \rightarrow \overline{E_n^2} = \frac{4U_T}{R} \cdot \frac{1}{g_m^2}$$

Although being a trivial example, it justifies the use of noise in half circuits:



24) Input / Output common mode voltages with feedback



This stage cannot be a telescopic amp because the different input bias voltages would generate a current in R_1, R_2 .

This could be a 2-stage fully diff. amp.


Telescopic amplifiers are used with capacitive feedback most of the times.

Compute the OTA V_{CM} given input source and output


CMF V_{CM} contributions:

$$V_{IN CM} \underset{\text{IDEAL}}{=} V_{CM \text{ SOURCE}} \frac{R_2}{R_1 + R_2} + V_{CM0} \frac{R_1}{R_1 + R_2}$$

$$\rightarrow |G_{\text{loop}(0)}|_{CMF} \rightarrow +\infty$$




Capacitive Feedback: example of a non-inv sw-cap integrator



- V_{CM0} is set by the CMF
- V_{CM1} is set by V_A, V_B, V_{InS}
- V_A, V_B need to be chosen based on the SW type (nMOS, pMOS, gate transmission)
- If we have a chain of filters, V_{InS} will be V_{CM0} of the previous stage and it will be higher $\rightarrow V_A, V_B$ set accordingly to V_{CM0}


Practical note:



Be careful with V_x , we need $V_x \sim V_A$ so $V_x \sim 0$

This way, we don't have a big V_x onto the SW parasitic capacitor which could inject charges elsewhere thus changing the overall CM dynamics

25) feedback resistors R_1, R_2 mismatch



We can split the mismatch into DTE/CME

This reasoning is also valid for SW cap


Assume an ideal OTA, $A_{D,D}$ is unchanged:

$$A_{D,D} = \frac{V_D}{R_1 + \frac{\Delta R}{2} + R_2 - \frac{\Delta R}{2}} \cdot 2R_2 = V_D \cdot \frac{R_2}{R_1}$$

If $G_{loop,CMF}(o)$ is not ∞ , the ΔR mismatch will introduce an asymmetry $\rightarrow V_{cm,out}$ will be influenced. Moreover

- $A_{D,C}$ will excite $V_{cm,in}$ because of the asymmetry


- $A_{C,D}$:



$$\begin{aligned} V_{x_1} &= V_{x_2} = V_x \text{ because } V_E \rightarrow 0 \\ \left. \begin{aligned} V_x - V_{cmS} &= \frac{V_1 - V_x}{R_1 - \frac{\Delta R}{2}} \end{aligned} \right\} \rightarrow V_{out} = V_1 - V_2 \approx \\ \left. \begin{aligned} V_x - V_{cmS} &= \frac{V_2 - V_x}{R_2} \end{aligned} \right\} V_{out} \approx V_{cmS} \left(\frac{\Delta R}{R_1 + R_2} \right) \frac{R_2}{R_1} \end{aligned}$$


We neglected the $V_{cm,out}$ change but we saw (already knew this result) that $V_{cm} \rightsquigarrow V_{diff,out}$

26 / LINING YOUR OWN VUE NAME





Because of R_π , it's difficult to discuss freq response and SR performance. The $\frac{g_I}{C_c}$ SR we usually compute can be considered to be "the ultimate" limit. In reality, we make lots of approximations just for ease of computation. Just as an example, we never consider external feedbacks.

Let's now show that GBWP and SR are tightly related:



Assume $\beta \gg 1$, so:



In general, for a well designed opamp, GBWP is "fixed" by the technology because it's set by HF parasitic capacitances. Better tech \rightarrow HF poles $\nearrow \Rightarrow$ GBWP can be higher. This is especially true for bipolar because of R_π and higher β (1) 58

$$SR = \frac{2I}{Cc} \quad GBWP = \frac{gm_1}{Cc} \quad \text{so we can rearrange:}$$

$$SR = \frac{2I}{Cc} \cdot \frac{C_{m1}}{gm_1} = \frac{2I}{gm_1} w_v = \frac{2I}{gm_1} w_v \Rightarrow SR = 2V_{TH} w_v$$

$gm_1 = \frac{I}{V_{TH}}$

Bipolar

Therefore, for a good bipolar stage, SR and GBWP are linked as computed.

$$\underbrace{SR}_{\text{cros}} = V_{OV} \cdot w_v \rightsquigarrow \text{cros SR is typ. larger than bipolar} \quad (V_{OV} > 2V_{TH})$$


For the same I_{BIAS} it's better to have a smaller gm_1 :

$$\text{if } gm_1 \downarrow, \text{GBWP} = \text{constant by technology} = \frac{gm_1}{Cc}, \text{ so } Cc \downarrow \Rightarrow SR = \frac{2I}{Cc} \nearrow$$

But remember that lower $gm_1 \rightarrow$ higher noise and offset!

Note on bipolar diff stage:

When do we reach the completely unbalanced point?




So, saturation point happens when $|VD| > 2V_{TH} \approx 50\text{mV}$

See what happens during SR in the next page

27) Maximum input sinusoid in a non inverting amplifier

We said that $\max |V_{IN}| > 2V_{TH}$ to totally unbalance the differential pair (previous page):



$$SR = 2V_{TH} \omega_0 = 2I/C_C$$


$$V_{OUT}(t) = V_{IN}(t) \left(1 + \frac{R_2}{R_1}\right)$$

Apply an input signal $V_{IN} = V_{IN} \sin(\omega_{IN} t)$, then boundary condition is set when max $|V_{OUT}|$ slope matches SR:

$$\left| \frac{dV_{OUT}}{dt} \right|_{t=0} = V_{IN} \left(1 + \frac{R_2}{R_1}\right) \omega_{IN}$$

$$\text{Then } V_{IN} \Big|_{\text{MAX}} \left(1 + \frac{R_2}{R_1}\right) \omega_{IN} = 2V_{TH} \omega_0 \rightarrow V_{IN} \Big|_{\text{MAX}} = \frac{2V_{TH} \omega_0}{\omega_{IN} \left(1 + \frac{R_2}{R_1}\right)}$$

We now want to focus at V_E in this condition:




$$\text{So } |G_{loop}(\omega_{IN})| = - \left(\frac{R_1}{R_1 + R_2} \right) \cdot ADD \Big|_{\omega_{IN}} = - \frac{R_1}{R_1 + R_2} \cdot \frac{\omega_0}{\omega_{IN}} \text{ then:}$$


$$V_E \Big|_{\text{MAX}} = \frac{V_{IN \text{ MAX}}}{1 + |G_{loop}|} = \frac{2V_{TH} \frac{\omega_0}{\omega_{IN}}}{\left(1 + \frac{R_2}{R_1}\right)} \cdot \frac{1}{1 + \left(\frac{R_1}{R_1 + R_2}\right) \cdot \frac{\omega_0}{\omega_{IN}}} \approx 2V_{TH}$$

neglect


It makes sense, when SR starts to engage, we'd expect V_E to be at the limit of total unbalance, i.e.:



\hookrightarrow So starting from these points $|I_1 - I_2| = 2I$
and $SR = 2V_{TH} \omega_0$



We never consider feedback in SR conditions. Why?



Buffer configuration is the worst.

We apply a large negative step on V_{IN^+} and instead of $2I/C_C$ we measure a lower SR.

While Q_2 is OFF, Q_1 is ON and on its base V_{OUT} is present. It is immediate to see that Q_1 and $2I$ form an ideal emitter follower, therefore $V_B|_{Q_1} = V_E|_{Q_1}$.


However, C_T is also present and i_{CT} is the discharge current because $V_{CT} \approx V_{OUT}$! So:

$$|SR_{Real}| = \frac{2I}{C_C + C_T} = \frac{2I}{C_C} \cdot \frac{1}{1 + \frac{C_T}{C_C}} \quad \text{Worsening factor due to } C_T$$

Modern technology reduced C_T value, but this is just an example that shows SR is more complicated than it looks

If we instead use a R_1, R_2 feedback, C_T sees a smaller voltage thus discharges at a lower rate

Furthermore, this feedback is not symmetrical!



Now Q_2 is an ideal emitter follower


Step on $V_B|_{Q_2} \rightarrow$ Step on $V_E|_{Q_2} = V_{CT}$

A voltage step on C_T means that we need to charge C_T with an instant current coming from the second stage \rightarrow V_{out} step



C_T is now fully charged by the 2nd stage


29) SR increase with degeneration



We intuitively get that by extending the linear range
We increase SR performance:

- Slope in $V_D = 0$ is gm \rightarrow reduced gain
- Higher noise and offset because of lower $i_D = \frac{gm_{1,2} N_D}{2}$
- If in CMOS we $V_{ov} \nearrow \Rightarrow$ we pay in terms of CM voltage dynamics of input and output


Increase SR in bipolar opamps \rightarrow degenerate



$$\text{It follows that } G_m = \frac{1}{R_e}$$


$$SR = \frac{2I}{C_C} w_u = \frac{G_m}{C_C} = \frac{1}{R_e C_C} \rightarrow SR = 2I R_e w_u$$

We end up with a $2V_{RE}$ contribution instead of $2V_{TH}$:




Since it's possible to design the stage so that $V_{RE} \gg V_{TH}$, SR will increase a lot but at the same time it will perform badly in terms of noise/offset, CM voltage dynamics, --

61 Multicollectors are easy to make in lateral p-n-p-s (not really possible for n-p-n vertical transistors)



With n-p-n it's easy to make multiemitters.

How can we use it? It was used as an old design trick:



By wasting $I \cdot \frac{n}{n+1}$ current, it's like having an equivalent stage with I/n bias

Issues at the time (around 1970s):


- C_c was larger than the opamp itself (too much area)
- βI can't be reduced because, being already at the limit, β would start to drop

By wasting current we get: $W_U = \frac{G_m}{C_c}$ where $G_m = \frac{g_m}{n+1}$


- G_m is reduced \rightarrow SR is also reduced ($SR = \frac{\beta I}{(n+1) C_c}$)
- We can decrease C_c value so that G_m and SR are the same with a lower capacitor area.

The LM741 uses another multicollector type of circuit to also decrease C_c value but with keeping a reasonable SR performance.

$SR = 2 \cdot (n+1) V_{TH} C_c$ since we have a $n+1$ multiplying factor, we can relax the capacitor requirement to get the same SR and W_U of before but with a smaller C_c area




3) Input impedance of a diff pair



To increase Z_{IN} we can decrease I_{BIAS} so

that $\frac{1}{gm_0}$ increases \rightarrow be careful of β drop

We can increase Z_{IN} by adding another pair:



Let's see how Z_{IN} is increased. Half circuit:


$$\begin{aligned} R_{in} &= \beta_0 \left[\frac{1}{gm_0} + \frac{\beta}{gm_0} \right] \text{ trivial to see } \frac{1}{gm_0} \approx \frac{\beta}{gm_0} \\ R_{in} &\approx \beta_0 \left[\frac{2\beta}{gm_0} \right] \xrightarrow{I=10\mu A} R_{in} \approx 100s \text{ of } \Omega \\ &\quad \xrightarrow{\approx 80} \approx 250 \end{aligned}$$

This R_{in} must be multiplied by 2 because of the other half

Issues:

- β_0 is not good

- Low I_{Q0} leads to low $P_T \rightarrow$ low speed. It can be ok for LF applications (e.g.; INA temp. measure)


- Half gain because $\frac{1}{gm_0} = \beta/gm_0$: 

- Low current \rightarrow high noise!


$$\begin{aligned} \frac{V_{in}}{Z_0} &= \frac{I_{Q0}}{Z_0 + Z_1} = \frac{V_{in}}{Z_0 + Z_1} \quad \overline{E_n^2} = \frac{2g I_{Q0}}{gm_0^2} = 2 V_{TH} \frac{1}{gm_0} \end{aligned}$$

$$\overline{E_n^2} = 2 \cdot \left(2 V_{TH} \frac{1}{gm_0} \right) + 2 \left(2 k_B T \frac{1}{gm_0} \cdot 4 \right)$$

Because of ①


This term will be dominant because $\frac{1}{gm_0} = \beta \frac{1}{gm_0}$

offset contribution




Consider a $1s$ wavefunction at ∞ .

Transistors :

$$V_{\text{os}} \mid_{\text{Iso}} \simeq V_{\text{tr}} \frac{\Delta I_{\text{so}}}{I_{\text{so}}}$$

We also have a non negligible contribution of β misaligned:




We got a Vee mismatch because of β and S_1 .


$$V_{OS} \approx V_{TH} \frac{\Delta \beta}{\beta}$$

Calculations are standard, it's just to highlight some issues

Enhancement using ideal emitter followers



→ Current generators will have the same I_{BIAS} of the diff pair because current is already low and β shouldn't drop so much.



$$V_x = V_{IN} \cdot \frac{\beta/g_m}{\frac{1}{g_m} + \beta/g_m} = V_{IN} \frac{\beta}{\beta+1} \approx V_{IN}$$




$$g) I_{Q_0} = I_Q \rightarrow g_{M_0} = g_M$$

$R_{IN} \cong \beta \left[\frac{B_0}{g_m} \right]$ so should be 2/3 times higher than before
because B_0 does not drop anymore

Issue = double the burned power because of the additional current generators


Stage noise: consider just I_c

$$\overline{E_n^2} = 2 \left[\frac{2qI_c}{g_{m_{IN}}^2} + \frac{2qI_c}{g_{m_{MIRROR}}^2} + \frac{2qI_c}{g_{m_0}^2} + \frac{2qI_c}{g_{m_{gen}}^2} \right]$$



Power is doubled but noise is way better than before
(doubled noise instead of $\sim \beta_0$ times)

Current generator misswitch




If current generators have ΔI_s misswitch, by doing the same old math we end up with


$$V_{os} \approx V_{TH} \frac{\Delta I_s}{I_s} \text{ because } \Delta I_s \rightarrow \Delta I$$

32) Superβ Transistors

By designing very thin base width we can achieve high current gain ($\beta \sim 1000s$). However, this comes at a cost: diffusion between collector and emitter can penetrate enough if N_{CE} is too high \Rightarrow Breakdown voltage ($V_{CE(\text{MAX})}$) of super β transistors is unusually low ($\sim 5V$) \rightarrow We need to design circuits that limit N_{CE} swings:



Super β
Symbol




$$\text{Super}\beta \quad N_{CE} \approx N_{BE, \text{pup}}$$

Cascade limits the N_{CE} of Super β

We need to devise different topologies that limit the Super β breakdown voltage


32) L11741 : level shifting issue and new idea




Issues:

- ① 2nd stage has low β and pup is slower. Low β means Root₂
 - ② 1st stage has pnp transistors \rightarrow stick bad

Can we think of a solution? npu first stage + npu 2nd stage;



Let's see how LM741 goes around this:



Q_1, Q_2 emitters are degenerated by the very same $\frac{1}{gm}$ \rightarrow small degeneration (it will be used for biasing the stage)


$$-\vec{K} \rightarrow \frac{2/g_m}{M_{\text{sat}}} \rightsquigarrow g_m R_e = g_m \frac{1}{\frac{g_m}{M_{\text{sat}}}} = 1$$

↳ local
Gloop

Because of $\frac{m}{v_D} = \frac{1}{\mu m}$ $\rightarrow \lambda_D = N_D / (k \cdot \frac{1}{\mu m})$

Q_3, Q_4 are used for biasing (see later) and level shifting.
 Since they are cascades, they do not introduce speed / low β issues!

L7741 first stage biasing



β_p of the pnp transistor increases the loop gain.

$$I_e (1 + \beta_p) = 9I$$


$$I_e = \frac{9I}{1 + \beta_p}$$

error signal

$$\text{We see that } G_{\text{loop}}(0) = -\beta_p$$

What's $A_{c,c}$? See blue lines: a N_{cn} input increases the base of Q_3, Q_4 , the current increase will be set by the r_o of the $9I$ current generator

Mirror degeneration




The degenerating resistors are in fact used for offset correction (they're variable), not for increasing the collector resistance. To first order, we can consider the stage to be NOT degenerated (when computing noise and R_c).

$$\boxed{\text{AD, D}} \quad \left| \begin{array}{l} \text{w/o} \\ \text{Lnd} \\ \text{Stage} \end{array} \right. = \frac{gm}{4} \cdot 2R_{out} \rightsquigarrow R_{out} \text{ is very difficult to evaluate because of feedback} \quad \begin{array}{l} \text{gm} \\ \text{Rout} \\ \text{Rout} + \text{gm}r_o \end{array}$$

$$\text{where } R_{out} = 2r_o \parallel 1.7r_o \approx r_o$$



$$\text{approx } \left(\frac{1}{gm} gmu_o + r_o \right) \approx 2r_o$$



The feedback bias network will increase the equivalent resistance up to few ~MΩ (not shown)

Frequency response


For R_{out} we did not consider the 2nd stage:



To move the RHP zero away from the pole $\rightarrow Gm_2 \gg \infty$ so I_{BIAS_2} needs to be large.


Note: in CMOS we use the nulling resistor because increasing 2nd stage bias current would lead to a large V_{out} \rightarrow this would lead to systematic offset on the first stage and it needs to be avoided by design (see analog circuit design notes!)

What can we do to increase β/gm seen resistance? Buffer




Darlington pair increases DC resistance, however it shows an inductive behaviour! \rightarrow Frequency compensation (together with C_c) is a mess \rightarrow Bipolar are difficult to use because of R_x

Compensating the β problem




There are some similarities on nodes ① and ② thanks to the β comp generator and to the darlington generator. Bias currents ($11\mu A$ and $17\mu A$) are probably different because there can be some room for offset tripling through R .

Output stage of the LM741




Input stage mirror β -helper circuit calculation



So we get a β enhancement on the $i - i_C$ difference (remember, for a 1:1 mirror $i_{IN} = i_{OUT} \rightarrow i = i_C$, ideally)

LM741 input stage noise



$$i_{cc} \mid_{N_n} = 2 \cdot \frac{g_m}{2} N_n = \frac{g_m}{2} N_n$$

(Q1) $N_n \cdot g_m = \frac{i_u}{2}$ to i_u divided by half because of the degeneration

$$\overline{E_{u1+2}}^2 = \frac{2g_Ic \times 2}{g_m^2}$$

①

(Q3, Q4) Same Q1, Q2 contribution

(Q5, Q6) Directly flows through the out

$$\overline{E_{u5+6}}^2 = \frac{2g_Ic \cdot 4 \times 2}{g_m^2}$$


$$\overline{E_{u\text{tot}}}^2 = 12 \times \frac{2g_Ic}{g_m^2}, \text{ if } I_c \approx 10 \mu A \rightarrow \overline{E_{u\text{tot}}}^2 = 200 \text{ nV}^2 = (14,4 \text{ nV})^2 \text{ Hz}$$

If we consider V_{bb} 's noise $\overline{E_{u\text{tot}}}^2 \sim (17 \text{ nV/Hz})^2$, if we consider the variable resistors $\rightarrow \overline{E_{u\text{tot}}}^2 \sim (16 \text{ nV/Hz})^2$ \rightarrow noise is slightly lower thanks to the mild degeneration of the mirror!

LM741 Slew Rate

$$SR = \frac{2I}{C_C} \quad \omega_U = \frac{g_m/2}{C_C}$$

general purpose opamps are unconditionally stable!



$$SR = \frac{2I\omega_U}{g_m/2} = 4V_{TH}\omega_U$$

$\hookrightarrow 2$ for the


standard opamp

$$(1): \quad i_{cc} = i_u = \frac{g_m}{2} N_{n,N} \rightarrow \overline{V_{u,N}}^2 = \frac{4}{g_m^2} \cdot 2g_Ic = \overline{E_{u5,6}}^2$$

because of the lower input G_m , it goes by itself that mirror noise is amplified (see exam example 10, the same thing happens)

$$\text{So } \overline{E_{u\text{tot}}}^2 = (2 + 2 + 4 + 4) \times \frac{2g_I}{g_m^2} \rightarrow \text{Mirror Q5, Q6 are 4 times noisier than Q1, Q2. ...}$$


L11TH1 Multi-collector input stage



Multicollector was used to reduce C_c size.

D In DM, mirror current is zero! Why, because of bias, CMRR, etc - reasons, so it doesn't double id current as usual.

Slew rate




$$SR^{\pm} = \frac{I}{2} \frac{1}{C_c}$$

$$\Rightarrow SR = 4V_{TH} w_0$$

$$w_0 = \frac{G_m}{C_c} = \frac{g_m}{8C_c}$$

Slew Rate is the same of the non-multicollector version, but here, C_c area is smaller!

33) Simple current reference and sensitivity of a parameter



$$I_{IN} = I_{OUT}, \quad I_{IN} = \frac{V_{CC} - V_{BE}}{R} \quad \text{for bipolar}$$

$$\begin{matrix} x & \xrightarrow{\sim} & y \\ \Delta x & \xrightarrow{?} & \Delta y \end{matrix}$$


How do we estimate the relative change of a quantity Δy given Δx ?

Def Sensitivity $S_x^y = \frac{\Delta y/y}{\Delta x/x} \approx \frac{\partial y}{\partial x} \frac{x}{y}$ In our case:

$$S_{V_{CC}}^{I_0} = \frac{V_{CC}}{I_0} \frac{\partial I_0}{\partial V_{CC}} = \frac{V_{CC}}{\frac{V_{CC} - V_{BE}}{R}} \cdot \frac{1}{R} = \frac{V_{CC}}{V_{CC} - V_{BE}} \approx 1$$

If $V_{CC} \gg V_{BE}$ then $S_{V_{CC}}^{I_0} \approx 1$

34) V_{BE} current reference



Important: always check loop gain

$$I_{IN} = \frac{V_{CC} - 0,7 - 2}{R_1} \quad I_0 = \frac{V_{BE1}}{R_2}$$

V_{BE1} does not change much with I_{IN} , so sensitivity is way flatter than before

Note: I_B is neglected


$$S_{VCC}^I = \frac{I_0}{V_{CC}} \frac{\partial I_0}{\partial V_{CC}} \quad V_{BE1} = V_{TH} \ln \left(\frac{I_{IN}}{I_{S1}} \right) \rightarrow I_0 = \frac{V_{TH} \ln \left[\frac{I_{IN}}{I_{S1}} \right]}{R_2}$$

$$= \frac{V_{CC}}{I_0} \frac{V_{TH}}{R_2} \cdot \frac{1}{I_{S1}} \cdot \frac{1}{I_{S1}} \frac{\partial I_{IN}}{\partial V_{CC}} = \frac{V_{TH}}{V_{BE1}} \left[\frac{V_{CC}}{I_{IN}} \frac{\partial I_{IN}}{\partial V_{CC}} \right] = \underbrace{\frac{V_{TH}}{V_{BE1}} S_{VCC}^I}_{\text{improvement factor}}$$


• $S_{VCC}^I \approx 1$, $V_{TH} \approx 25mV$, $V_{BE} \approx 0,7$ $\Rightarrow S_{VCC}^I = 0,037$ so

for a $\Delta V_{CC} \%$ $\rightarrow \frac{\Delta I_{IN}}{I_{IN}} \approx 10\%$ while $\frac{\Delta I_0}{I_0} \approx 0,37\%$


Since we're using derivatives, we can find the same result by:



$$S_{VCC}^I = \frac{I_0}{V_{CC}} \frac{\Delta I_0}{\Delta V_{CC}} = \frac{V_{CC}}{I_0} \frac{1}{R_2 \cdot \text{gm}_1 \cdot R_1} = \frac{V_{TH}}{V_{BE1}} \left[\frac{V_{CC}}{I_{IN}} \cdot \frac{1}{R_1} \right] = \underbrace{\frac{V_{TH}}{V_{BE1}} S_{VCC}^I}_{\text{loop gain at } 1}$$



35) CMOS version of the Vbe current ref




Sensitivity is higher wrt bipolar because $\ln[\cdot]$ is flatter than $\sqrt{\cdot}$

$$I_0 = \frac{V_{AS1}}{R_2} = \frac{V_{T1} + \sqrt{\frac{2I_{IN}}{(\frac{W}{L})\mu_{COX}}}}{R_2} \xrightarrow{(\frac{W}{L}) \gg 1} \frac{V_T}{R_2}$$

Math is the same as before:




$$\frac{I_0}{S_{VDD}} = S_{VDD}^{\frac{I_{IN}}{2}} \frac{V_{DD}/2}{V_{AS1}}$$

Issues: we did not consider: temperature, miswatches, R_o , Z_{out} of the reference, load change, --



56) Bootstrap and positive feedback on current ref

Let's find a way to achieve lower sensitivity.




$$I_o = \frac{V_{TH} \ln(\frac{I_{IN}}{I_S})}{R_2} \rightarrow \text{This equation is valid for some positive } I_{IN}$$

quantity.


Our goal is to have $I_{IN} = I_{OUT}$ w/o dependency on V_{DD} .

Ideal Mirror




- Source imposes a \ln characteristic

- Mirror imposes $I_{IN} = I_{OUT}$



We have two working points:





$$0 < G_{loop} < 1$$

First point is critical. At turn-on, the circuit will stick to this exact $I_o = I_{IN} = 0$ because $G_{loop} > 1$

We need a startup circuit that excites the current mirror

so that we reach point ②




This is the startup behaviour using the startup circuit


Startup circuit is mandatory (not shown here).

Note: this circuit is still sensitive to process/temperature 77

Deriving sources + startup



Startup for bipolar



These diodes are typically implemented with transistors

At startup, when V_x is large enough to shut D_1 off it means that we moved away from $I_{IN} = I_{out} = 0$

$V_x = 2V_{BE} + I_{IN}R_x \rightarrow R_x$ needs to be large enough so that D_1 shuts off correctly

CMOS bootstrap startup circuit


We use a CMOS inverter:

- At startup $I_o = 0$ then $V_{R2} \approx 0$
- Inverter changes voltage $\rightarrow V_x \approx V_{DD}$
- V_x sucks current so we go to the right working point.


nMOS needs to be sized so that when $V_{R2} = \text{constant}$, the

inverter shuts off $\rightarrow |nMOS|_{INV}$ is larger than $|pMOS|_{INV}$


(See Digital design notes)



Si CMOS parasitic VBE reference



→ This device can be made using CMOS technology,
but : it's slow, β is small (large W/B), collector is
connected to the bulk. However, we just need a
diode in order to build a VBE reference!




→ Missing startup circuit but needed!

$$\text{If } I_{IN} = I_{OUT}, V_R = V_{BE}, I = V_{BE}/R$$

Is $G_{loop} < 1$?

$$I_{OUT} = \frac{\frac{1}{gm_1} + \frac{1}{gm_{Q1}}}{R + \frac{1}{gm_2}} \cdot i_T$$


$< 1 ?$



$$\frac{1}{gm_1} + \frac{1}{gm_{Q1}} < R + \frac{1}{gm_2} \quad \rightarrow G_{loop} < 1 \text{ if } gm_{Q1}R > 1 \rightarrow V_{BEQ1} > V_{TH}$$


We verified that $G_{loop} < 1$

Note: if we wanted a low side current ref:



38) PTAT V_{TH} current reference

We want to generate a current reference that is proportional to temperature \rightarrow Proportional to absolute temp
We will use PTAT references to either build temperature sensors or to build BGR (see later) -



V_{TH} is absolute-dependant on temperature.

To measure it we can pick the difference between two V_{BE}:

Q₂ has larger area (nA) wrt Q₁ (n) so

V_{BE1} > V_{BE2} \rightarrow we will see a drop on R

$$V_R = V_{BE1} - V_{BE2} = V_{TH} \left[\ln\left(\frac{I}{I_{S1}}\right) - \ln\left(\frac{I}{I_{S2}}\right) \right] = V_{TH} \ln\left(\frac{I_{S2}}{I_{S1}}\right) =$$


$$\underline{V_{BE1} - V_{BE2} = V_{TH} \ln\left[\frac{nI_S}{I_S}\right] = \underline{V_{TH} \ln[n]}}$$

$$\underline{I = \frac{V_{TH} \ln[n]}{R}} \quad \text{Note: if } T \nearrow \text{ also } R \text{ can be proportional to temperature} \rightarrow R \nearrow \text{ but } V_{TH} \nearrow \Rightarrow I \sim \text{const}$$


We need to know the kind of dependence of R with temperature

NOTE: Startup is missing!



Is Gloop < 1?



$$\Delta i_o \rightsquigarrow \frac{\Delta i_o}{i_T} \approx \frac{1/g_m}{1 + R} \rightsquigarrow \text{clearly } < 1$$




Curious note: switch mirrors connections



Gloop > 1 VERY BAD!

39) CMOS implementation of VTH PTAT ref




Startup circuit is missing

This is not a mirror since there is only one value for which ratio is 1:1, which is the working point itself

$$V_R = V_{BE_1} - V_{BE_2} = V_{TH} \ln[n]$$

$$I_{IN} = I_0 = \frac{V_{TH} \ln [n]}{R} \sim PTAT!$$

Note on VDD disturbs:



① V_{DD} steps, voltage on C cannot change immediately


② V_{as} momentarily increases

③ because of ②, a Di current flows into the source, but since there is only one working condition, the source reflects the current change

thanks to the Gloop correction


② the reflected current flows into C so that V_{us} returns to the correct, final value that allows $I_{IN} = I_0$

Is Group <1?






$$i_0 = i_T \cdot \frac{\frac{1}{gm_n} + \frac{1}{gm_\infty}}{\frac{1}{gm_n} + \frac{1}{gm_\infty} + R} < 1 \text{ for sure!}$$


4U) Cascaded ref. am other miscellanea references:



If $V_{DD} > 1$, we can allow V_0 increase through cascodes. We typically cascade the output transistor as well!



All Constant gm current reference



We would like a CMOS current reference that works with low V_{DD} that is "insensitive" to temperature and voltage supply.


If $I_{IN} = I_{OUT}$, then $V_{US1} = V_{GS2} + IR$

$$\sqrt{\frac{2I}{\mu_{nCOX}\left(\frac{W}{L}\right)_n}} + V_T = \sqrt{\frac{2I}{\mu_{nCOX}\left(\frac{W}{L}\right)_n K}} + V_T + IR \quad \text{where } K \text{ is a multiplying factor.}$$

$$\sqrt{\frac{2I}{\mu_{nCOX}\left(\frac{W}{L}\right)_n}} \left(1 - \frac{1}{\sqrt{n}}\right) = IR \quad \frac{2I}{\mu_{nCOX}\left(\frac{W}{L}\right)_n} \left(1 - \frac{1}{\sqrt{n}}\right)^2 = I^2 R^2$$

$$I_0 = \frac{1}{\mu_{nCOX}\left(\frac{W}{L}\right)_n} \frac{1}{R^2} \left(1 - \frac{1}{\sqrt{n}}\right)^2 \quad \begin{array}{l} \text{Does not depend on } V_{DD} \text{ and} \\ \text{temperature dependence may come} \\ \text{from } \mu, R \text{ values} \end{array}$$

Loop gain check:



$$\frac{1}{g_{m1}R + \frac{1}{\sqrt{n}}} < 1 \quad R > \frac{1}{g_{m1}} \left(1 - \frac{1}{\sqrt{n}}\right) \rightarrow \text{let us reason:}$$

- R is > 0
 - $\frac{1}{g_{m1}} \left(1 - \frac{1}{\sqrt{n}}\right) > 0$ (of course)
- Since ①, ② are true, then $R^2 > \frac{1}{g_{m1}^2} \left(1 - \frac{1}{\sqrt{n}}\right)^2$ is true

Does this statement make sense? See:

$$R^2 > \frac{1}{2\mu_{nCOX}\left(\frac{W}{L}\right)_n I} \left(1 - \frac{1}{\sqrt{n}}\right)^2 \rightarrow \text{We basically found the same equation of ③, thus this last statement must be true as well, therefore } G_{loop} < 1$$

The origin of constant gm value

$$I = \frac{2}{\mu_n \text{Cox} \left(\frac{W}{L} \right)_n} \cdot \frac{1}{R^2} \left(1 - \frac{1}{\sqrt{n}} \right)^2 \quad \text{Compute } g_m,$$

$$g_m = \sqrt{2 \mu_n \text{Cox} \left(\frac{W}{L} \right)_n} I = \sqrt{2} \sqrt{\mu_n \text{Cox} \left(\frac{W}{L} \right)_n} \cdot \frac{\sqrt{2}}{\sqrt{\mu_n \text{Cox} \left(\frac{W}{L} \right)_n}} \cdot \frac{1}{R} \left(1 - \frac{1}{\sqrt{n}} \right)$$


$$g_m = \frac{2}{R} \left(1 - \frac{1}{\sqrt{K}} \right) \quad \text{common K value is } K = h$$

Since K needs to be integer (because it multiplies transistors areas), we get $g_m |_{K=h} = \frac{1}{R} \rightarrow R$ sets the gm value \rightarrow constant

$$g_m = \sqrt{K} \quad g_m = \frac{2}{R}$$

VDD step

②



③ VDD rises (step)

② V_{AS3}, V_{AS4} increases and a ΔI is generated


③ Since the mirror is unbalanced, we see

a ΔI and $\Delta I'$ currents

④ $\Delta I - \Delta I'$ flows into C , V_a rises until C is fully charged and transient stops

RF circuits biasing:

Constant gm ref are usually used to bias RF stages:



Diff pair biasing: $\rightarrow A_{DD} = g_{m1,2} R_L$, but $I_{1,2} = \frac{I}{2} |_{REF}$


$$\text{and } \left(\frac{W}{L} \right)_{1,2} = 2 \left(\frac{W}{L} \right)_{REF}$$

$$\text{Therefore } g_{m1,2} = g_{mREF} = \frac{1}{R}$$

$$\text{and } A_{DD} = \frac{R_L}{R}$$

Gain is precisely set, accuracy depends

on resistors relative mismatch only! R_L



L12) BGR : band gap reference


Considered "the oldest circuit ever designed" it should be to first order insensitive to temperature

$\frac{\partial V_{\text{REF}}}{\partial T} = 0$ In the end, BGR turns out to be insensitive to both P, V, T variables (process, voltage, temperature).


Since it depends on bandgap \rightarrow insensitive to process.

So far, we saw:

- V_{TH} ref (PTAT) $\frac{\partial V_{\text{TH}}}{\partial T} = \frac{V_{\text{TH}}}{T} = \frac{k}{q} \approx 0,085 \mu\text{V}/^{\circ}\text{C}$ complementary
- V_{BE} ref (CTAT) $\frac{\partial V_{\text{BE}}}{\partial T} \approx -2 \text{ mV}/^{\circ}\text{C}$




If we cancel the slopes by summing them \rightarrow constant voltage!




$$\text{e.g.: } \frac{\partial V_{\text{BE}}}{\partial T} = +2 \text{ mV}/^{\circ}\text{C} \text{ then } \alpha = \frac{2}{0,085} \approx 24$$

Note:



Issue: V_{BE} is a little bit convex:



So, when V_{TH} and V_{BE} are summed, we still have some dependence on T change.

V_{BE} dependence on T


$V_{BE} = V_{TH} \ln \left(\frac{I_c}{I_s} \right) \rightarrow$ we can say $V_{BE} \propto V_{TH}$ (4) \rightarrow Wrong!

We need to take into account I_s dependency on temperature:

① $I_c = I_s \exp \left(\frac{V_{BE}}{V_{TH}} \right) \Rightarrow Aq D_n \frac{n^2}{N + N_B} \sim n^2 \propto T^3 e^{-Eg/kT}$

② $I_s = b T^{m+4} \exp \left(-\frac{Eg}{kT} \right)$ \rightarrow depends exponentially on temperature!


It's worth noting that Eg depends on T as well:



$Eg(0) =$ real energy gap @ 0K (not measurable)


$Eg_0 =$ theoretical energy gap interpolated from the 300K measurement (found in literature) $Eg_0 = 1.205 \text{ eV}$

Plug ② into ① and $I_c \approx b T^{m+4} \exp \left(\frac{V_{BE} - Eg_0}{kT} \right)$



Actually, the slope will be linear only at center:

- Large $V_{BE} \rightarrow$ burnt device
- too small $V_{BE} \rightarrow$ low bias and $\rightarrow \beta$ issues



What's the increase for a $\times 10$ I_c change?

$$\begin{cases} \ln I_c - \ln I_s = \frac{V_{BE}}{V_{TH}} \\ \ln 10 I_c - \ln I_s = \frac{V_{BE} + \Delta V_{BE}}{V_{TH}} \end{cases} \rightarrow \Delta V_{BE} = V_{TH} \ln 10 \stackrel{\approx 60 \text{ mV}}{=} \text{③}$$


So, slopes change with temperature: $1.12V$

$300K \rightarrow 60 \text{ mV/dec}$ ③ $\rightarrow V_{BE}$ does not depend

$400K \rightarrow 80 \text{ mV/dec}$ ④ on V_{TH} only

$200K \rightarrow 40 \text{ mV/dec}$

See scanned plots for numbers



Let us derive $V_{BE} \propto T$ equation. Assume $C = b T^{m+4}$, then:

$$I_c = C \exp \left(-\frac{Eg/q + V_{BE}}{kT/q} \right) \rightarrow V_{BE} = \frac{kT}{q} \ln \left[\frac{I_c}{C} \right] + \frac{Eg}{q} = -\frac{kT}{q} \ln \left[\frac{C}{I_c} \right] + \frac{Eg}{q}$$

$\text{@ } 0K \rightarrow V_{BE} = 1.2V$ correct. C is considered constant with T

BGR Full computation

$V_{BE} = -\frac{kT}{q} \ln \left[\frac{I_c}{I_s} \right] + E_g / q$ \rightarrow This is not enough since we considered c to be constant with temperature. However $c = b T^{m+4}$ \rightarrow let us do the full discussion
 Compute the V_{BE} complete temperature dependence:

$$V_{BE} = V_{TH} \ln \left(\frac{I_c}{I_s} \right) \rightarrow \frac{\partial V_{BE}}{\partial T} = \frac{V_{TH}}{T} \ln \left(\frac{I_c}{I_s} \right) + V_{TH} \cdot \frac{1}{I_s} \left(\frac{\partial I_s}{\partial T} \right) \frac{I_c}{I_s}$$

$\hookrightarrow f(T)$ $\hookrightarrow f'(T)$


For a specific bias point B given by fixed T, I then:

$$\frac{\partial V_{BE}}{\partial T} \Big|_B = \left(\frac{V_{TH}}{T} \right)_B \ln \left[\frac{I_c}{I_s} \right]_B - \underbrace{\left(\frac{V_{TH}}{I_s} \frac{\partial I_s}{\partial T} \right)_B}_{\textcircled{2}}$$

④

Since $I_s = b T^{m+4} \exp \left(-\frac{E_g}{kT} \right) \rightarrow \frac{\partial I_s}{\partial T} = b(m+4)T^{m+3} \left(-\frac{E_g}{kT^2} \right) + bT^{m+4} \left(\frac{E_g}{kT^2} - \frac{1}{kT} \frac{\partial E_g}{\partial T} \right)$

We now need $\frac{\partial E_g}{\partial T}$, but since we selected T_B, I_B (working point B):



Now we can complete ②:

$$\left(\frac{V_{TH}}{I_s} \frac{\partial I_s}{\partial T} \right)_B = \left(\frac{V_{TH}}{I_s} \right)_B \left(\frac{\partial I_s}{\partial T} \right)_B = V_{TH} \cdot \frac{b(m+4)T_B^{m+3} \left(-\frac{Eg_B}{kT_B} \right)}{bT_B^{m+4} \left(e^{-\frac{Eg_B}{kT_B}} \right)} - \frac{bT_B^{m+4} \left(\frac{Eg_0}{kT_B^2} - \frac{Eg_B}{kT_B} \cdot \frac{Eg_0 - Eg_B}{kT_B^2} \right)}{bT_B^{m+4} \left(e^{-\frac{Eg_B}{kT_B}} \right)}$$

$$\textcircled{2} = \frac{V_{TH} B}{T_B} (m+4) - V_{TH} B \frac{Eg_0}{kT_B^2} \quad \text{So we finally say}$$

$$\left(\frac{\partial V_{BE}}{\partial T} \right)_B = \left(\frac{V_{TH}}{T} \right)_B \ln \left[\frac{I_c}{I_s} \right]_B - \left(\frac{V_{TH}}{I_s} \frac{\partial I_s}{\partial T} \right)_B = V_{BE,B} - \frac{(m+4)V_{TH} B - Eg_0/q}{T_B}$$

$$\text{e.g.: } V_{BE,B} = 0.7V \quad m = -\frac{3}{2} \quad T = 300K \quad \frac{Eg_0}{q} = 1,205V$$

\hookrightarrow Set current I_c on point B, same thing for temperature

$$\text{We get } \left(\frac{\partial V_{BE}}{\partial T} \right)_B \xrightarrow[T=300K]{V_{BE}=0.7V} \approx -1.89 \frac{\mu V}{K}$$

Given this last value, now we need to until α :

$$V_{REF} = V_{BE} + V_{TH} \alpha \rightarrow \left(\frac{\partial V_{REF}}{\partial T} \right)_B = \left(\frac{\partial V_{BE}}{\partial T} \right)_B + \alpha \left(\frac{V_{TH}}{T} \right)_B = 0$$

So we enforce


$$\left(\frac{\partial V_{BE}}{\partial T} \right)_B = \alpha \left(\frac{V_{TH}}{T_B} \right)_B \rightarrow -\alpha \frac{V_{TH_B}}{T_B} = \frac{V_{BE_B} - (1+\mu) V_{TH_B} - E_{go}/q}{T_B}$$

↳ optimum alpha

$$\alpha|_{opt} = -\frac{V_{BE_B}}{V_{TH_B}} + (1+\mu) + \frac{E_{go}}{V_{TH_B} \cdot q}$$


$$V_{REF}|_B = \frac{E_{go}}{q} + (1+\mu) V_{TH_B} \quad \text{↳ Source of the name "Bandgap reference"}$$


Depending on μ value, we get $V_{REF}|_B \approx 1.26 - V$




Curvature is small. However, there are some circuits called "curvature correction" that take care of the deviation.

Therefore, in order to correctly design the BGR we need a working point.






(source: *Analysis and Design of Analog Integrated Circuits* – P. Gray, P. Hurst, S. Lewis, R. Meyer, 5th Ed., John Wiley & Sons, 2009)



4.3) BGR circuit implementations: Kuijk circuit



The Black box (opamp + R₂ circuit) enforces the same current on the two branches so $V_R = V_{BE_1} - V_{BE_2} = IR = V_{TH} \ln[n]$ and

$$V_x = V_{BE_2} + V_{TH} \ln[n] \rightsquigarrow \text{since } \alpha \approx 24, n = e^{24} = 2,7 \cdot 10^{10} \rightarrow \text{Not implementable}$$

Consider now the opamp circuit (Ideal opamp):

If feedback is ∞ and <0 , then $V_E = 0 \rightarrow I_{R_2} = I_{R_3} = I$

We see that $V_o = V_{REF}$ $V_{R_3} = V_{TH} \ln[n]$ \rightsquigarrow sets the current

$$I = \frac{V_{R_3}}{R_3} = \frac{V_{TH} \ln[n]}{R_3} \quad V_{REF} = V_{BE_2} + I(R_2 + R_3) = V_{BE_2} + V_{TH} \ln[n] \left(1 + \frac{R_2}{R_3}\right)$$

Now we can design a true BGR $\rightarrow \alpha = \ln[n] / \left(1 + \frac{R_2}{R_3}\right)$

$$\text{If } \alpha \text{ is properly selected } V_{REF} = \frac{E_{go} + (k + w) V_{TH_B}}{q}$$

If we wanted to relax $\ln[n]$ requirement: R₃ sets the current value so it can't be changed, while R₂ can be increased. However, check that Gloop remains negative.

ISSUES: suppose that the opamp is affected by V_{os}:

$$\begin{array}{l} \text{V}_{os} \\ \text{---} \\ \text{O}_{os} \end{array} \xrightarrow{\text{---}} V_{BE_1} + V_{os} \approx V_{BE_2} + R_3 I_{C_2} \quad I_{C_2} = \frac{V_{BE_1} - V_{BE_2} + V_{os}}{R_2}$$

$$\begin{array}{l} \text{---} \\ \text{I} \\ \text{---} \\ \text{Q}_1 \end{array} \quad \begin{array}{l} \text{---} \\ \text{Q}_2 \end{array} \quad I_{C_2} = \frac{V_{TH} \ln[n] + V_{os}}{R_3} \quad \text{and it follows that}$$

$$\underline{V_{REF} = V_{BE_2} + I_{C_2} [R_2 + R_3] = V_{BE_2} + (V_{TH} \ln[n] + V_{os}) \left(1 + \frac{R_2}{R_3}\right)}$$

V_{os} is detrimental to the reference voltage (expected).

We need a large $\ln[n]$ so V_{REF} is less sensitive to V_{os}

I_c dependence on T for the Kuijk circuit

$I_c = \frac{V_{TH} \ln[n]}{R_3}$ when computing the $\frac{\partial V_{BE}}{\partial T}$, we stated

that only V_{TH} and I_S were $f(T)$, while I_c did not depend on T . This is not true! Look at ①, there is V_{TH} !

Rewrite the previous $\frac{\partial V_{BE}}{\partial T}$:

$$\frac{\partial V_{BE}}{\partial T} = \underbrace{\frac{V_{TH}}{T} \ln\left[\frac{I_c}{I_S}\right] - V_{TH} \left(\frac{\partial I_S}{\partial T}\right)}_{\text{previous expression}} + \underbrace{\frac{V_{TH}}{I_c} \cdot \frac{1}{I_S} \frac{\partial I_c}{\partial T}}_{\text{new addition}}$$

So, by considering ① for the Kuijk implementation:

$$\frac{\partial I_c}{\partial T} = \frac{I_c}{T} \text{ so } ② = \frac{V_{TH}}{I_c} \cdot \frac{I_c}{T} = \frac{V_{TH}}{T}$$


Therefore we add ② to the previous result

$$\frac{\partial V_{BE}}{\partial T} = \underbrace{\frac{V_{BE}}{T} - (4+u) \frac{V_{TH}}{T}}_{\text{previous}} - \frac{V_{TH}}{T} \frac{E_{g0}}{kT} + \underbrace{\frac{V_{TH}}{T}}_{\text{new}} = \frac{V_{BE} - (3+u) V_{TH} - \frac{E_{g0}}{q}}{T}$$

And, if the BGR is well designed $V_{REF} = \frac{E_{g0}}{q} + (3+u) V_{TH_B}$


Therefore the previous $(4+u)$ now becomes $(3+u)$

CROS bipolar BGR: we can implement the Kuijk circuit using the shottky bipolar transistors:



Since $V_{REF} = 1,2$ and $V_{DD} \approx 1V$, we will have higher breakdown voltage transistors used in the BGR section in the IC. However, most of the times technology already allows for a $\approx 1,8$ breakdown voltage.

H4) Brokaw BGR



$$R_1 = 1 \text{ k}\Omega$$

$$R_2 = 4,613 \text{ }\mu\Omega$$

$$R_3 = 40 \text{ k}\Omega$$

$$T = 300 \text{ K}$$

By looking at Q_1 , degeneration it's trivial to see that $G_{loop} < 0$ (sign inversion is given by $\frac{I}{R_2 + L}$) because less i flows through Q_1 wrt Q_2 .


$$V_{BE1} - V_{BE2} = V_{TH} \ln [8] \rightarrow I_1 = I = \frac{V_{TH} \ln 8}{1 \text{ k}\Omega} \Big|_{T=300 \text{ K}} = 53,6 \mu\text{A}$$

$$V_{R2} = 2I \cdot R_2 = \frac{2V_{TH} \ln 8}{1 \text{ k}\Omega} \cdot 4,613 \text{ }\mu\Omega = 19,2 \text{ V}_{TH}$$

$$V_{REF} = V_{BE2} + 19,2 \text{ V}_{TH} \rightarrow = \frac{E_{g0}}{9} + (4 + u) V_{TH,B}$$

$$V_{REF} = V_{BE2} + V_{TR} \ln [u] \cdot \frac{R_2}{R_1}$$

4.5) CMOS BGR examples




$I = V_{R1} / R_1$ Gloop $\ll R_1$ branch
has larger resistance so voltage step
on V_{IN^+} is higher)

$$V_{R1} = I \cdot R_1 = V_{TH} \ln[n]$$

$$V_{REF} = V_{BE2} + \left(\frac{R_2}{R_1} \right) V_{TH} \ln[n]$$

Remember that we absolute need an output buffer for V_{REF}

Another example: positive feedback BGR



$$V_{BE3} + \frac{R_3}{R_1} V_{TH} \ln[n] = V_{REF}$$


For the double structure:

$$I_{R1} = \frac{(V_{BE1} + V_{BE2}) - (V_{BE3} + V_{BE4})}{R_1} = \frac{2 V_{TH} \ln[n]}{R_1} = I$$

$$V_{REF} = V_{BE5} + 2 V_{TH} \ln[n] \frac{R_3}{R_1} \xrightarrow{\text{OS}} V_{REF} = V_{BE5} + [2 V_{TH} \ln[n] + V_{OS}] \frac{R_3}{R_1}$$

Since we get a $\times 2$ factor on $V_{TH} \ln[n]$, V_{OS} will have less influence. However, we're not considering low β , r_o , miswatches, etc... so it's not a great design

4.6) CMOS low voltage BGR



$I = I_A + I_B$ left and right I_A, I_B can be considered equal to first order because of the ideal opamp ($V_2 \rightarrow 0$)

$$I_B = \frac{V_{TH} \ln 100}{R_B} \quad I_A = \frac{V_{BE1}}{R_A} \quad V_{REF} = R_C \left[\frac{V_{TH} \ln 100}{R_B} + \frac{V_{BE1}}{R_A} \right]$$


$$V_{REF} = \frac{R_C}{R_A} \left[V_{BE1} + V_{TH} \ln(100) \frac{R_A}{R_B} \right]$$

$$\text{e.g.: } R_A = 2,063 \text{ m}\Omega \quad R_B = 39,3 \text{ m}\Omega \quad R_C = 884 \text{ k}\Omega \Rightarrow V_{REF} = 0,53 \text{ V}$$

Thanks to the current division we downsized the output voltage. However, we still have all the issues mentioned (Gloop not ∞ , mismatch, low β , Z_{OUT} , r_o) --


47) Power supply rejection using cascoded references and integrated bias generation for the cascodes

Consider the usual Gloop > 0 ref. $V_{TH} = V_{T+V_{ov}} = V_T$ $V_{AVH} = V_{AVP}$




By considering the minimum allowable voltages we get $V_{TOT} = 3V_T + 2V_{ov} = ① + ②$

We can get better results with the use of the enhanced mirror:





We gain some headroom, however we need to generate V_B and therefore we burn more power, can we integrate V_B directly into the mirror itself? Yes, with the following:



The ultimate limit will be $RI < VT$ since we must have

$VT + Vov$ on the sum of the V_{ds} of the MOSFETs: $VT + Vov = VT + V_{ds} + V_{ds} = VT + V_{ds} + VT = VT + VT = 2VT$


$$\left\{ \begin{array}{l} RI < VT \\ RI = Vov \end{array} \right\} \rightarrow \text{We must size } \left(\frac{W}{L} \right) \text{ and } I \text{ correctly}$$



① $\sqrt{\frac{I}{K}}$ sized so that it touches RI before VT

② Badly designed

The needed operating range is $\frac{1}{2/\mu_n C_o x \left(\frac{W}{L} \right) R} < I_{op} < \frac{V_T}{R}$



We'll select $I_{op,range}$ so that we get some margin during operation.

Let's see the complete cascode


circuit. $V_T = V_{Th} = |V_{tp}|, Vov = V_{up} - Vov$

$$V_{Tot} = 4Vov + VT \text{ while it was } 3VT + Vov$$

before. With this implementation we save VT per each (n,p type) cascode.


In reality, we need to keep a margin for RI because of the before mentioned issues.

Pay particular attention where to put the $Q_1 + R_1$ so that we get the $0 < G_{loop} < +1$



This topology is one of the few cases in which transistors are designed to work with higher supplies because of course this circuit cannot work for $Vdd \approx 1V$.

48) Data converters introduction



Vout Issues:


- Noise
- BW of DAC
- glitches/errors
- settling time
- quantization noise

Quant is the variable that tells us we can't have 100% accuracy of D/A conversion. Also, the limitation is always analog since it's very difficult to get ~20 bit while digital can reach 64 bit with no difficulty.


If reproduced signal has HF content, then quant. noise changes rapidly and it can be considered like a white noise.

VFS = full scale range of the DAC

$$\Delta = \frac{V_F}{2^B} = \text{LSB} \quad \text{then} \quad \overline{\Delta} = \frac{\text{LSB}^2}{12} = \frac{\Delta^2}{12}$$



Since we have quantized signals, the spectrum should be multiplied by a sinc² but we neglect it for this discussion.




Quantization noise level will be:

$$S_q = \frac{\text{power}}{\text{BW}} \left[\frac{\text{V}^2}{\text{Hz}} \right] = \frac{\Delta^2 / 12}{\frac{f_s - (-f_s)}{2}} = \frac{\Delta^2 / 12}{f_s}$$

The condition to have an "uncorrelated" quantization noise for a sine wave is: avoid $\frac{f_s}{f_{IN}} = K$ where $K = \text{integer or fraction}$


e.g. if $K = 17 \rightarrow 17 T_s = 1 T_{IN}$ no periodicity of quant noise

So K needs to be irrational (which is usually the case since the signal is not just a sine wave)



We have two typical measures: INL, DNL. However these are referred to just the static characteristic, what happens at AC?

Note:




↳ Offsets and gain error are still considered linear because they can be easily corrected afterwards.

DNL. Differential Nonlinearity

Def it's the difference between the real step and the average step of the characteristic:

$$\bar{\Delta} = \frac{1}{N-1} \sum_{i=0}^{N-1} \Delta_i \quad \rightarrow \text{DNL}_J = \Delta_J - \bar{\Delta}$$

↳ step index




DNL_J = diff. nonlin. of the J-th step

We take the average of the steps as to discard any gain and offsets affecting the conversion.

If we computed $\text{DNL}_J = \Delta_J - \text{Average}$ we would get large DNL error even with a gain error


INL: Integral Nonlinearity

$$\text{INL}_J = \sum_{i=0}^J \text{DNL}_i \quad \begin{array}{l} \text{The idea is to compute} \\ \text{the accumulated error} \end{array}$$




of the curve at the J -th step. However, if we just used
 $\text{INL}_J = \sum_{i=0}^J \Delta_i$ ~ we would end up with large error when
 the curve is affected by gain/offset errors!

Note: some books study the definition of DNL, INL with either the linear regression of the curve as the avg one (best fit) or just by interpolating the first and last points!




We don't really care, DNL and INL are statistical quantities.
 We care to use them to get an idea of the linearity.

DNL, INL example





- ① Not monotonic, BAD DNL, GOOD INL. Note that monotonicity is critical in cases in which DAC is in a feedback loop (sign changes \rightarrow loop goes from <0 to >0)
- ② Monotonic, GOOD DNL, BAD INL

50) Current steering DAC



Current flowing into R for a 3 bit DAC is:


$I, 2I, 3I, 4I, \dots, 7I$
 $000 \quad 001 \quad - \quad - \quad - \quad - \quad 111$



We will avoid fully diff DAC in our discussion even though they are the most used


e.g.: 10 bit, 500 MSps DAC

①



binary weighting

②



thermometer weighting

Each current generator is noisy, the LSB one (less current) is the noisiest \rightarrow will be the most critical one for the binary DAC. Thermow DAC have all equal generators

① has 10 connection lines \Rightarrow Note that the occupied area


② has 1024 connection lines \Rightarrow of the current gen is the same for both types

③ Consider the middle characteristic switch (from 511 I to 512 I) \rightarrow we are turning off b0, ..., b8 and turning on b9 \Rightarrow high probability of glitching \rightarrow large error

④ The probability of glitches depends on just the level:


e.g.: I want 10 LSBS more \rightarrow 10 current gen need to switch 99

5.1) without steering DAC: statistical miswatches and DNL / INL



DNL (look at scanned plots): consider 1000 simulations


- Thermometric: just a single current gen is switching each time \rightarrow DNL should be constant



$$\frac{\sigma_{\Delta I}}{I}$$

Just the mismatch
of the single matters


- Binary: we expect the biggest DNL to be right at $S11I \rightarrow S12I$:



At the peak we end up with a $\times 32$ error wrt thermo!


Even though current gen are the same, the switching selection matters a lot when it comes to DNL!

INL: since it is the sum of past error, the only thing that matters is the number of generators (single I), not how they are connected \rightarrow INL should be the same for thermo/bin




Note that these are statistical quantities, it could happen that one binary DAC is way better than a thermo one!

Source: IEEE Journal of Solid-State Circuits, vol. 33, no.12, Dec. 1998, pp. 1948-1958
 (C. Lin, K. Bult)



One hundred MATLAB simulation results for thermometer-coded versus binary-weighted DAC.




RMS of 100 MATLAB simulation results for thermometer-coded versus binary-weighted DAC.

INL rms peak value demonstration

We said that $\sigma_{INL} = \frac{1}{2} \sqrt{1024} \sigma = 16 \sigma$

$I_{OUT}|_{1023} = N \cdot i$ and slope is $SL = \frac{N \cdot i - 0}{N} = i$

Where i is the single current gen value




Each step slope is not i , but it will be $i + \delta_f$, where δ_f is the error affecting the LSB step, so

$$SL = \frac{\sum_{f=1}^N i + \delta_f}{N} = \frac{Ni + \sum_{f=0}^N \delta_f}{N} = i + \frac{1}{N} \sum_{f=0}^N \delta_f$$

Since we're interested at the rms INL peak, what's the statistical error in the middle? $CODE = N/2$ (middle)

@ $\frac{N}{2}$ real value is $I_o = \frac{N}{2} i + \sum_{f=0}^{N/2} \delta_f$

interpolated value is $I_o = \frac{N}{2} i + \frac{1}{2} \sum_{f=0}^N \delta_f$



Note: real is taken at $\frac{N}{2}$ while interpolated just uses "the last point" therefore it considers all N


$$ERROR = \sum_{f=0}^{N/2} \delta_f - \frac{1}{2} \sum_{f=0}^N \delta_f = \frac{1}{2} \sum_{f=0}^{N/2} \delta_f - \frac{1}{2} \sum_{f=\frac{N}{2}+1}^N \delta_f =$$

$$\sigma^2 = \frac{1}{4} \frac{N}{2} \sigma_f^2 + \frac{1}{4} \sigma_f^2 \cdot \frac{N}{2} = \frac{1}{4} N \sigma_f^2 \rightarrow \sigma_{INL} = \frac{1}{2} \sqrt{N} \sigma_f$$



error because 1st and last points are the only ones that are perfectly interpolated

Note: for a fully differential DAC, $\sigma_{\Delta N}$, σ_{INL} are symmetrical wrt zero:



So all the DNL, INL analysis + peak value are valid both for single and fully differential topologies!

D2) Segmentation of current steering DAC

Given a specific DNL_{max}, for example 0,5LSB, what would be the needed area for each current generator.

- Thermometric \rightarrow area A

- Binary \rightarrow area $1024A$ because of $\sigma^2 \propto \frac{1}{A}$ and $WL = \frac{1}{A}$

remember that we're talking about max DNL, which for binary was $\sqrt{1024} \cdot \frac{0.5}{2}$

however, thermo needs lots of area because of the many connections

Given a specific INL, say 0,5LSB, we would get:

- Thermo $\rightarrow 256A$
- binary $\rightarrow 256A$] because of $\frac{1}{2}\sqrt{1024} \approx$. INL figures are the same

Very often neither structure is ok. Solution? Segmentation


We split the first LSBs in one type and the MSBs in another

There's no rule on how to do the split:

e.g.: first 5 bits \rightarrow bin [$\frac{1}{2}I$ | $\frac{2}{2}I$ | $\frac{4}{2}I$ | $\frac{8}{2}I$ | $\frac{16}{2}I$] \rightarrow 5 lines
last 5 bits \rightarrow thermo [$\frac{32}{2}I$ | $\frac{32}{2}I$ | $\frac{32}{2}I$ | \dots | $\frac{32}{2}I$] 32 lines

Total current is $I_{\text{tot}} = 31I + (32 \cdot 31)I = 1023I$


DNL, INL analysis of this is difficult, but output will have some periodicity. For example



Let's see:


- full bin \rightarrow 10 lines
- full thermo \rightarrow 1024 lines
- Segmented \rightarrow 36 lines

36 is larger than 10 but < 1024 .


Area of a current gen \rightarrow We need to take care of process gradients. How do we choose the positions of the generators? Maybe some centroid placement.


It is also possible to perform dynamic scrambling of the positions of each generator to have better DNL, INL

Differential effect because of V_o and V_{DD}



The diff stage is fully unbalanced towards one or the other MOSFET. It follows that load resistors R will see a different r_o for each combination of currents!


example: 2 bit thermo DAC:



The possible combinations are:

$$-3IR \quad -IR \quad +IR \quad +3IR \rightarrow V_{OUT}$$


So the static, fully diff characteristic is



10 bit r_o study

Let's call CODE as index K , so $N=1023 \Rightarrow -N < K < +N$


We said that the total resistance seen by R (load) changes with K :



Note: this is systematic, and since it's symmetrical because it's fully differential \rightarrow 3rd harmonic generation!

$$V_{OUT}(K) = \frac{I}{2} \cdot \frac{2r_o}{N+K} - \frac{I}{2} \cdot \frac{2r_o}{N-K} = \frac{R \cdot 2r_o}{N-K} - \frac{R \cdot 2r_o}{N+K}$$

$$\text{if } r_o \gg NR_L \Rightarrow |V_{OUT}[K]| \underset{r_o \gg NR_L}{\approx} I R N \left[\left(\frac{K}{N} \right)^3 + \left(\frac{K}{N} \right)^2 \left(\frac{NR}{2r_o} \right)^2 \right] \text{ [linear } \rightarrow \text{3rd harmonic]}$$



Note: if N is large and $R_L \sim 50 \Omega$, it's hard to meet the $r_o \gg NR_L$ requirement. If this is not met, we will see additional, odd harmonics term in $V_{OUT}[K]$

$$V_{\text{OUT}}[X] \approx IRN \left[\left(\frac{K}{N} \right) + \left(\frac{K}{N} \right) \left(\frac{NR}{2r_o} \right)^2 \right]$$

$V_{\text{OUT}}[X] \approx G \left[X \alpha_1 + \alpha_3 X^3 \right] \rightsquigarrow$ general expression for a
const. gain 3rd term \rightarrow 3rd 3rd ord distortion gain stage

$$G = IRN, \frac{K}{N} = \text{unnormalized input} \rightarrow -1 \leq \frac{K}{N} \leq +1, \alpha_3 = \left(\frac{NR}{2r_o} \right)^2, \alpha_1 = 1$$

For a sinusoidal $V_{\text{OUT}} = A \sin(\omega t)$ we get:

$$\underline{HD_3 = \frac{1}{4} \alpha_3 A^2}, \text{ if } A=1 \text{ (maximum output), then } HD_3 \approx \left(\frac{NR}{4r_o} \right)^2$$

e.g.: requirement is $HD_3 < -60 \text{ dB} \rightarrow 4r_o > \sqrt{10^3 NR}$

Note: $r_o \rightarrow \infty$ then $HD_3 = 0$ of course

V_{DD} effect on HD₃

$$\frac{V_{\text{OUT}}[X]}{V_{\text{DD}}} = V_{\text{DD}} \cdot \frac{\frac{2r_o}{N-K}}{R + \frac{2r_o}{N-K}} - V_{\text{DD}} \frac{\frac{2r_o}{N+K}}{R + \frac{2r_o}{N+K}} \Rightarrow \text{assume } r_o \gg NR \Rightarrow$$

$$\underline{V_{\text{OUT}}[X] \approx V_{\text{DD}} \frac{RN}{r_o} \left[\left(\frac{K}{N} \right) + \left(\frac{K}{N} \right)^3 \left(\frac{NR}{2r_o} \right)^2 \right]}$$

Same expression of r_o effect, but G is different.


$$\text{Typically } IRN \gg V_{\text{DD}} \frac{RN}{r_o} \rightarrow \underbrace{I_{r_o}}_{VA} \gg V_{\text{DD}} \rightarrow VA \gg 1,2V \quad \begin{matrix} \uparrow \\ \text{typ} \end{matrix}$$

confirmed

For this reason, V_{DD} effect is usually neglected

(also, VA is the one of a cascaded generator \rightarrow even larger)


Effect of C_{par}




In the real implementation we find multiple cascodes. With larger frequency, all C_{par} start to short, therefore r_o value continues to decrease and HD₃ increases.

The $V_{\text{OUT}}[X] |_{r_o}$ formula is in fact valid for DC only

54 | Comparator design: latch




$$\text{Slope} = (g_m + g_m) \left(r_{on} / r_{op} \right)$$



We could use an inverter to have a well defined output (1/0).

But we need a threshold and an opamp is too complex. What can we do?


Positive feedback and simple latch



Initial condition, left and right out are $\sim \frac{V_{DD}}{2}$

Suppose $\mu_p \left(\frac{W}{L} \right)_p = \mu_n \left(\frac{W}{L} \right)_n \rightarrow$ because of



positive feedback we can't have a $\frac{V_{DD}}{2}$
stable point:



We need to exploit this

to be used as a comparator


Simplify the schematic \rightarrow



ϕ_1 : latch is off and capacitors are connected to V_{in}

ϕ_2 : latch is on and circuit unbalances based on capacitor voltage conditions

Since we have a very small V_{in} , capacitors will be just slightly unbalanced ($\sim 1\text{mV}$ input)



A complicate problem is T_{cu}

selection. If V_{in} is too small,

time for regeneration (ϕ_1) could be not enough \rightarrow metastability issues.


Note:

• noise has to be smaller than V_{in} • V_{os} has to be smaller than V_{in}

• charge injection of the switches must be less than V_{in}

-issue: because of the noise switching we risk of injecting word disturbances to the source \rightarrow Kickback

We put a preamp in order to have better reverse isolation to the source (imagine a 16 bit flash \rightarrow 16 comparators)



The preamplifier can also be used to relax some parameters (e.g.: noise)

Note: since we have both preamp and

latch implemented with the same technology, preamp will show the same V_{os} . However, this V_{os} can be removed with some techniques (e.g.: CDS).


Offset requirements can be critical in pipelined / interleaved architectures

Latch speed: we want to study the speed of the device

$$\begin{cases} Gm_1 V_x = -\frac{V_x}{R} - \left(\frac{\Delta V_x}{dt}\right) C & \rightarrow \text{inv 1} \\ Gm_2 V_x = -\frac{V_y}{R} - \left(\frac{\Delta V_y}{dt}\right) C & \rightarrow \text{inv 2} \end{cases}$$

Define $A_v = Gm/R \approx \text{gain}$, $\Delta V = V_x - V_y \rightarrow$ if we simplify the equations

$$\approx \frac{d[\Delta V]}{dt} = \Delta V [A_v - 1] \rightarrow \Delta V = \Delta V_0 e^{\left(\frac{A_v - 1}{\tau}\right)t}$$




Metastability occurs when ΔV_0 is too small $\rightarrow V_x, V_y$ lock to $V_{dd}/2$ for a long time. This is complicated to study and we'd just discard the data anyway (because it's not a clear I/O V_{dd}/gnd).

We won't study metastability because offset/noise/power are well worse of a problem wrt metastability.

55) Offset reduction and canceling on latches + preamp


Correlated Double Sampling (CDS) or autozeroing:




If opamp is not ideal:

$$V_{c1} \Big|_{\Phi_1} = V_{os} \frac{A_o}{1+A_o} \quad V_{IN} \Big|_{\Phi_2} = V_{IN} + V_{os} \left[\frac{A_o}{1+A_o} \right] \rightarrow V_E = V_{IN} + \frac{V_{os}}{1+A_o}$$

Note that the preamp has $A_o \sim 10 \div 20$ so






$$\text{So now } V_{os} \Big|_{TOT} = \frac{V_{os, \text{PREAMP}}}{1+A_o} + \frac{V_{os, \text{LATCH}}}{A_o}$$



Be careful: noise doubles because of the CDS.


We also expect this to partially cancel 1/f noise (see CDS notes on Signal Recovery)

Fully diff CDS




Output offset canceling

Since $A_o \sim 10 \div 20$, CDS will attenuate V_{os} by $\sqrt{1+A_o}$ but it will not cancel it. Also this Output Offset canceling (OOS) can be considered to be a CDS but it focusses on sampling the output offset directly:



Note: $C_1 = C_2 = C$ but what matters is the total branch voltage so $C_1 \neq C_2$ does not generate any mismatch issue in OOS




We see that in Φ_2 we don't get any offset




However, this is not used because AC coupling does not let us easily set common mode voltages when we have to switch between two different levels.

Moreover, preamp is usually embedded into the latch

56) Strong arm comparator switches



CK is just a sync signal
For M_7 it opens/closes,
while for $S_{1,2,3,4}$ it shorts
the signal to V_{DD}




At time 0^- , C_p and C_q are at V_{DD} , shorted by switches S_1, S_2 .
 C_x and C_y are connected to V_{DD} as well $\rightarrow M_3$ and M_4 drain and gate are shorted to V_{DD} $\Rightarrow V_G = V_D = V_S = V_{DD}$

At time 0^+ , S_1 and S_2 disconnect C_p, C_q leading to ①.

We have a total $I_{cp} + I_{cq} \approx 2I_{cn} = I_{M7}$ that is discharging C_p, C_q .

Since V_{IN} is more positive towards M_2 , V_q will drop faster

At time \bar{t} one of the two capacitor voltages (V_q in our case)




Since $\frac{I_{cn}}{C_{p,q}} \bar{t} = V_T \rightarrow \bar{t} = \frac{C_{p,q} V_T}{I_{cn}}$ \approx time for $M_3, 4$ turn ON

We now want to compute a kind of gain for the preamp:

$$Av = \frac{|V_p - V_q|}{|V_{IN}|} = \frac{g_{m12}}{G_{TF}} \cdot \frac{C_{p,q}}{I_{cn}} V_T = \frac{g_{m12}}{I_{cn}} V_T = \frac{\frac{2I_{M7}}{2}}{\frac{I_{M7}V_{DD}}{2}} V_T = \frac{2}{2} \frac{V_T}{V_{DD}}$$

Note: since V_{IN} is small, the current imbalance can be considered to be small as well. This is why we don't take into account the V_{IN} imbalance for \bar{E} but we consider V_q, V_p to decrease as if they had the same I_{ON} .

- At time \bar{E}^+ , S_3, S_4 open in order to activate the latch. Since now M_A is ON and M_B is off:



The regeneration starts. Since M_A is ON it can suck the current and write the output V_y go to zero. Viceversa for M_B .


After some regeneration time $t_{REG} = \frac{C_{xy}}{g_{m_{3,4}} \left(1 - \frac{C_{xy}}{C_{pq}} \right)}$ (Not discussed)

V_x and V_y will be either at 0 or V_{DD} .

Note: after regeneration, M_3, M_4 are OFF \rightarrow blocking state from latch to output \rightarrow helpful for kickback

After t_{REG} no power is dissipated $\rightarrow P_{Diss} = f_{clk} V_{DD}^2 [2C_{pq} + C_{xy}]$
Both C_p and C_q are charged / discharged; Only C_x or C_y are charged / dis. per each clock cycle

Offset of the whole circuit is corrected on chip by capacitor banks and switches:




At startup we short V_{IN} and compensate V_{OS}

5.7) Comparator noise

Between 0 and \bar{t} noise affects the strong arm latch on C_p, C_q .

$$\bar{t} = \frac{C_{p,q}}{I_{Cn}} V_T = \frac{2C_{p,q}}{I_{Cn}} V_T$$



We can say that the variance of the out is grossly

$$\overline{V_{p,q}}^2 \underset{(1)}{\underset{[V^2]}{\propto}} 2 \frac{kTg_{m,2}}{C_{p,q}} t \rightarrow \overline{V_{p,q}}^2 \Big|_{t=\bar{t}} \underset{[V^2]}{\underset{C_{p,q}}{\propto}} \frac{8kTg_{m,2}}{C_{p,q}^2} \frac{V_T}{I_{Cn}}$$

grossly estimated




$$\text{Given } A_v = \frac{g_{m,2} V_T}{I_{Cn}} \text{ let's input refer } \overline{V_{IN,V}}^2 = \overline{V_{pq,V}}^2 \cdot \frac{1}{A_v^2} = \frac{8kT}{C_{p,q}} \frac{I_{Cn}}{(g_{m,2} V_T)}$$

$$\text{Since } \frac{2I}{V_{ov}} = g_{m,2} \rightarrow \overline{V_{IN,V}}^2 = \frac{4kT}{C_{p,q}} \frac{V_{ov}}{V_T}$$


Moreover, given the additional S_1, S_2 kT/C noise:

$$\overline{V_{IN,V}}^2 = \frac{4kT}{C_{p,q}} \frac{V_{ov,2}}{V_T} + \frac{kT}{2C_{p,q}} \frac{V_{ov,2}^2}{V_T^2} \rightsquigarrow \frac{kT}{C} \frac{1}{A_v^2}$$

How do we test a comparator noise? We have 0 and 1 as out:



We apply a small known input bias V_T \longrightarrow



Since noise is 0 mean, by shifting the input by V_T

V_T we unbalance the probability of 1 wrt 0


This way we can count #zeros and #ones so that:

$$\frac{n_0}{n_1} = \frac{-\infty \int_{-V_T}^0 f(x) dx}{1 - \int_{-\infty}^{-V_T} f(x) dx}$$

\rightsquigarrow because of zero bias

If we didn't use V_T , we would get zero mean ($\frac{1}{2}$ probability) and therefore no meaningful result about σ can be obtained!

58) Recall on SW capacitors



$$I_{AVG} = \frac{CV_{IN}}{T_{CK}} = \frac{V_{IN}}{R_{eq}}$$

$$R_{eq} = \frac{1}{P_{CK} \cdot C}$$

conservative




On avg we're wasting charge to ground → since it's not a reversible world we're dissipating power → 0° phase shift (unlike linear capacitors). Few remarks:

- We can design extremely large resistor values
- We can design filters which cutoff frequency and Q factor ($N_{filter} = R_{eq} \cdot C_2 = \frac{C_2}{C_1 P_{CK}}$) depend only on frequency of the clock (very accurate) and on the relative matching between physical components ($\frac{C_2}{C_1}$)

Noise of SW. cap is $4kT R_{eq} = 4 \left(\frac{kT}{C} \right) \cdot \left(\frac{1}{P_{CK}} \right) \rightarrow \left[\frac{V^2}{Hz} \right]$
 Noise makes sense dimensionally

- Non-inverting integrator topologies come basically for free
- It's very difficult to design single ended stages

2-1 SW cap filter



Check the opamp stability:

Φ_1 : opamp is basically a buffer \rightarrow we set Miller for the compensation.

Φ_2 : C_1, C_2 feedback will narrow the BW if we keep the same compensation used for Φ_1 . It means that we have an overcompensated opamp in Φ_2 and the price to pay is in terms of tsettling.


In principle, if $\frac{C_1}{C_2} = 2$, we could achieve $BW|_2 = 2BW|_1$

Some configurations in fact, during phase 2 remove a part of the Miller capacitor because of the less compensation needed

Discrete transfer function computation:


Remember that the z-transform is a model

that does not take into account noise/tsettling/...



We are still working with analog continuous time signals.

Consider the phases:



$$\left(C_2 \{ V_o[nTcu] - V_o[(n-1)Tcu] \} \right) = -C_1 V_{IN} [(n-1)Tcu]$$

z-transform



$$C_2 V_o (1 - z^{-1}) = -C_1 V_{IN} z^{-1}$$

$$\frac{V_o}{V_{IN}} (z = e^{j\omega Tcu}) = -\frac{C_1}{C_2} \frac{e^{-j\omega Tcu}}{1 - e^{-j\omega Tcu}} = -\frac{C_1}{C_2} \frac{1}{e^{-j\omega Tcu/2}} \frac{e^{-j\omega Tcu}}{e^{j\omega Tcu/2} - e^{-j\omega Tcu}}$$

$$\frac{V_o}{V_{IN}} (\omega) = -\frac{C_1}{C_2} \cdot \frac{e^{-j\omega Tcu/2}}{2j \sin(\omega Tcu/2)}$$

Let us compare the sampled TF and the average Laplace one:

①

$$\text{TF}_{DT}(w) = -\frac{C_1}{C_2} \frac{e^{-Jw\frac{T_{CU}}{2}}}{2f \sin(\frac{wT_{CU}}{2})}$$

②

$$\text{TF}_{AUG}(w) = -\frac{1}{S R_{eq} C_2} = -\frac{C_1}{C_2} \cdot \frac{1}{J w T_{CU}}$$

We can clearly see that for $f \ll f_{CU} \rightarrow DT$ and AUG are the same:


$$\text{TF}_{DT}(w) = -\frac{C_1}{C_2} \frac{e^{-Jw\frac{T_{CU}}{2}}}{2f \sin(\frac{wT_{CU}}{2})} \underset{\sim}{=} -\frac{C_1}{C_2} \frac{1}{J w \frac{T_{CU}}{2}} \rightarrow \text{Same as } \text{TF}_{AUG}(w)$$

While near f_{CU} and for larger $f \rightarrow \text{TF}_{DT} \neq \text{TF}_{AUG}$

In general \rightarrow if $BW \text{ filter} \ll \frac{f_{CU}}{2} \rightarrow$ use ②


\rightarrow if $BW \text{ filter} \rightarrow \frac{f_{CU}}{2} \rightarrow$ use ①

60) Parasitic capacitances in SW cap, insensitive topologies




Because of the not controllable value of C_p , we risk some serious deficiencies when designing SW cap filters.

There are some topologies that mitigate this problem.



We now have two C_p , but let us analyze what happens in ϕ_1 and ϕ_2 :



C_{α} : @ ϕ_1 it's charged by V_{IN} , @ ϕ_2 it's discharged to ground


C_p : @ ϕ_1 shorted to ground, @ ϕ_2 shorted to virtual ground but it was already discharged in ϕ_1

It's clear that neither C_p contribute to V_{OUT}

Also note that V_{OUT} is a non inverting integrator.

$$\text{The relative z-transform TF is } \frac{V_{OUT}(z)}{V_{IN}} = \frac{C_1}{C_2} \frac{z^{-1}}{1-z^{-1}} \quad (1)$$

If we switched phases




$$\text{During } \phi_1, \frac{V_{OUT}}{V_{IN}} = -\frac{C_1}{C_2}$$

$$\frac{V_{OUT}}{V_{IN}}(z) = -\frac{C_1}{C_2} \cdot \frac{1}{1-z^{-1}} \quad \text{→ inverting integrator}$$


Note that compared to (1), this TF does not have a pure delay at the numerator because V_{OUT} is readily available at ϕ_1 because of the switching order)

(6) SW phase order and settling time criticality





Consider the two stray insensitive topologies. The obvious difference is the sign and the pure delay, but a critical aspect is the settling time. Consider a 7-th order filter:



Non inverting integrator



Inverting integrator



- ① V_{IN} charges C_1 in $T_{CK}/2$
- ② A_1 charges C_3 in $T_{CK}/2$
- ③ A_1 settles to the updated V_{O1} value (but C_3 is disconnected so there is no load) in $T_{CK}/2$
- ④ V_{IN} charges C_1 , A_2 needs to consequently settle after V_{IN} change and at the same time load C_3 is attached. The same thing happens for every stage in the chain


It's immediately clear that because of ④, A_1 and A_2 of the inverting configuration need to have a way larger BW of A_1, A_2 of the non-inv one. This is done because everything needs to be settled before $T_{CK}/2$.

We can conclude that, aside sign and pure delay, the non-inv configuration relaxes the settling time requirement a lot

$$1/R_{INV} = 9 \pm 2 R_{NON-INV}$$

62) Fully differential SW cap structure

We already mentioned that it's very difficult to implement single ended SW-cap filters:



We already discussed it.



out V_{CM} → set by CMF only
(if $G_{loop, CMF} \rightarrow +\infty$)

in V_{IN} → set by V_{cns}, V_A, V_B :
 $V_{IN} = V_A + V_B - V_{cns}$

Why is it difficult to implement single ended SW filters?

Mainly because of C_{IN} : with fully diff. structures what matters now is the difference between charges on C_{IN} .

For differential signals it is obvious, but look at C_{IN} :



Φ_1 : V_{cns} is actively charging C_1' , C_1'' by $V_{CM} - V_B$

Φ_2 : charge on C_1' , C_1'' is actually moving to V_{OUT} , but since it is the same quantity and ideal V_{OUT} senses differential charges only, the result is zero

Remember that SW-cap filters very often use SW-cap CTF

Switch structure


→ if $V_A \approx V_{DD}$ → pMOS SW is used

→ if $V_A \approx V_{GND}$ → nMOS SW is used

→ if $V_A \approx V_{DD}/2$ → complementary pair must be used


In general, we try to design V_A, V_B so that the SW is a single FET because of the easier clock distribution to manage.

63) The sw. type problem



SW selection and design is a complicated problem. We want to avoid glitches, artifacts, noise, settling time

e.g.: consider an ideal RC response: $\dot{V} = R_{ON,sw} \cdot C \cdot \frac{dV}{dt}$. V_{IN} is a step:



What can we do?


- Reduce C so $\dot{V} \downarrow \rightarrow$ higher noise (UT/c)
- Reduce R_{ON} so $\dot{V} \downarrow \rightarrow$ wider MOS $\rightarrow C_{gs}, C_{gd} \uparrow$

In the second, we end up with larger occupied area and higher charge injection.

nMOS switch

$$I = \mu_n C_{ox} \left(\frac{W}{L} \right) \left[(V_{ds} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

$$g_{mn} = \frac{I}{V_{ds}} = \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{ds} - V_t) = \mu_n C_{ox} \left(\frac{W}{L} \right) [V_{dd} - V_{in} - V_t]$$




Note: g_{mn} depends on V_{IN} \rightarrow LTV response (not the usual RC).

It's better to work near OV so g_{mn} is high

pMOS switch

$$g_{mp} = \mu_p C_{ox} \left(\frac{W}{L} \right)_p [V_{in} - |V_{tp}|]$$





Exactly the same discussion made for nMOS.

Note that now, in order to have a high g_{mp}


$$V_{IN} \rightarrow V_{dd}$$

What if the signal swings from 0 to V_{DD} ?


Transmission gate switch



Note: $|U_{Tn}| + |U_{Tp}| < V_{DD}$ ~ but it's a tech problem →




Condition to have a flat g_m in the middle is $\mu_n \left(\frac{W}{L} \right)_n = \mu_p \left(\frac{W}{L} \right)_p$ ①




This is preferred in HF samplers because of less LTV distortions (g_m is flat in the middle → V_{IN} does not change its value)

Generally $\left(\frac{W}{L} \right)_n = \left(\frac{W}{L} \right)_p$ ② is preferred because equal transistors areas means simpler, symmetrical layout and charge injection is exactly the same:



C_p are the same → balanced charges on V_G

Therefore, the choice between ① or ② depends on the application. In general, it's advisable not to use transmission gates at all because:



logic used to generate the driving signals introduce skew. This means that nMOS and pMOS switch at different time instants.


Also, clock is affected by noise → aperture noise of the switch.

At HF we increase the dissipated power and have a more complex clock management to mitigate jitter → power diss.

main source of

6.4) Charge injection compensation

By going fully differential, charge injection will be cr:



Where ΔQ is given by the following

$$Q_{INJ} = (C_o \times WL) \times [V_{DD} - V_{IN} - V_{TN}] \rightarrow V_{IN} \text{ depends on } SW$$

If we look at SW1 and SW2 V_{IN} is different:

$$V_{IN1} = V_{IN} + \frac{V_{IN}}{2} \quad V_{IN2} = V_{IN} - \frac{V_{IN}}{2}$$

This means that $\frac{\Delta Q_1}{C_p} \neq \frac{\Delta Q_2}{C_p}$

But, the difference is somewhat proportional wrt V_{IN} so it's not a big issue. Call this proportionality factor $\beta \rightarrow \frac{\Delta Q}{C_p} = \pm \beta \frac{V_{IN}}{2}$

$$V_{DIFF AMP} = V_{CM,IN} + \frac{V_{IN}}{2} + \beta \frac{V_{IN}}{2} - \left(V_{CM,IN} - \frac{V_{IN}}{2} - \beta \frac{V_{IN}}{2} \right) = V_{IN} (1 + \beta)$$

where β is small.

Since it's linear \rightarrow no distortion


Body effect on charge injection

ROS threshold V_T depends on V_{IN} \rightarrow critical for high performance converters


$$Q_{INJ} = (C_o \times WL) [V_{DD} - V_{IN} - V_{TN}] \rightarrow V_{TN} \approx V_{TO} + f \left[\sqrt{V_{IN} + \phi} - V\phi \right]$$

Because of the nonlinear relation \rightarrow distortion

(5) Dead time and bottom-plate Sampling




Because of the before-mentioned clock management issues we HAVE TO introduce some dead time between pulses




t_D must be large enough so that we mitigate all the settling, skew, RC response, --

Bottom-plate Sampling to control charge injection




If SW₂ opens before SW₁, we can't ideally inject any charge:



What about SW₂ injected charge? It's a CM contribution so CMRR will take care of that. We therefore need 4 total clocks.

Note that a transmission gate SW filter stage needs 8 clock signals ($\phi_{1An}, \phi_{1Ap}, \phi_{2An}, \phi_{2Ap}, \phi_{1Dn}, \phi_{1Dp}, \phi_{2Dn}, \phi_{2Dp}$)


What about ϕ_2 ?



ϕ_{1D} : Q_s flows to C_2

ϕ_{1D} : $-Q_s + CV_{IN}$ flows to C_2 so

$Q_s - Q_s + CV_{IN} = CV_{IN}$ charge is balanced




This is the final 4 clocks and the relative switching orders. Keep in mind that since we can't control charge injection,

Bottom-plate Sampling is mandatory

65) Disoverlap phase generator


We need a circuit to generate the anticipated + delayed signals + dead time for the switches.

We assume the clock to be square (absolutely not true because @ 10Hz the 3rd harmonic at 30GHz would be well filtered by parasitics --).



We can drive a pMOS \rightarrow when $\phi_A = \phi_B = V_{DD}$ (1), pMOS is off


To drive a nMOS we put inverters:



Consider that the distribution of clocks is critical own it needs to cover a very large area \rightarrow large power dissipation just for the clock busses (it's the most critical line in sw-cap circuits)

66) SW Bootstrap



We use nMOS because of the smaller area (wrt pMOS).



By placing a battery between V_{IN} and the gate, we can exploit the full $0 \div V_{DD}$ range without the need for a transmission gate.


gate goes up to $2V_{DD}$!

We can use a capacitor:



Note: in ϕ_2 , $C_B \parallel C_{GS}$ → because of charge sharing, the $V_{CB} \phi_1 = V_{DD}$ will give a lower V_{GS} in $\phi_2 \rightarrow C_B$ must be large enough so that the \parallel does not lower V_{GS} too much.

This is also why we need to restore C_B voltage in ϕ_1 .




→ SW design for bootstrap is critical because some of the SW need to be compatible with $\approx 2V_{DD}$ swings on their terminals.


For this purpose, we could use TCOs SW with thicker oxide layers, but they are usually slower and thus definitely useless for a high speed sampler.

Therefore we need 10/15 SW for driving just a single transistor using bootstrap!

(67) Bootstrap implementation



Note that ϕ_1, ϕ_2 steps change based on nMOS or pMOS SW:




C, D switches are easy because they discharge to ground \rightarrow nMOS. They also have the same ϕ_2 driving signal. $\overbrace{2V_{DD}}$

Note: Even though there is a single switch $\overbrace{V_{DD}}$, they can be implemented with multiple MOS in order to distribute the $2V_{DD}$ as V_{DS} (look at SW C)

E swings from 0 to V_{DD} : transmission gate \rightarrow


B, together with A, is the most critical because it/they can swing up to $V_{S1G} + V_{DD} \approx 2V_{DD}$.

During on phase:




Be careful, since this point can go up to $2V_{DD}$, if we connect the body to just V_{DD} it won't be the highest positive voltage in the circuit.

For this reason, for this particular pMOS, we connect the body to C_B instead of the typical V_{DD} :




SW B




Pay close attention to the body diode connection! Now the most positive voltage node is at the right (unlike SW B).


However we have a problem: during off operation it should be off, right?




It's obviously on → like this



This means that we're discharging the C_B capacitor to V_{DD} . Solution, we implement a transistor with longer voltage:





The issue is how to generate a $\phi_2 + V_{DD}$ signal:



We can use the Nakagawa charge pump

6.8) Nakagawa charge pump


Goal: shift ϕ by V_{DD} :



\mathcal{D}_1 : input signal ϕ is shorted to ground, sw is closed by $\bar{\phi}$ and C_B' is charged to V_{DD}

\mathcal{D}_2 : input steps to V_{DD} , sw is opened by $\bar{\phi}$ and V_{OUT} can now shift to $2V_{DD}$.


But, we have the same problem as before because $\bar{\phi}$ needs to be shifted by V_{DD} in order to work correctly. What can we do? Double the circuit:



How does it work? Consider the startup:

Step 0)

Initial condition: $\phi=0$, $V_{CB'}=0$



① $V_{CB} = 0 \rightarrow A = 0V, B = V_{DD}$

② Since $B = V_{DD}$, M_1 is on and some current flows, charging C_B

③ V_{CB}' goes up to $V_{DD} - V_T$

Step 1)

① ϕ jumps to V_{DD} , inversion on the right

Capacitor C_B' shifts the voltage accordingly

② Since $B \rightarrow 0$, then M_1 shuts off

Since $A \rightarrow 2V_{DD} - V_T$ then M_2 is ON and it

charges the right capacitor to V_{DD}

③ $A \rightarrow 2V_{DD} - V_T, B \rightarrow V_{DD} \Rightarrow$ both M_1, M_2 are now off because V_G is neither sufficiently high for turning them ON

Step 3)

① ϕ shifts to 0 so $\bar{\phi}$, A, B shift



down and up accordingly

② B $\rightarrow 2V_{DD}$, A $\rightarrow V_{DD} - V_T$ so

M_1 is on and M_2 is off

③ M_1 charges C_B' to V_{DD} reaching the final state:

final state



From now on, the process repeats itself -

As we can see, considering all switches and this CP used for $\phi + V_{DD}$, we end up counting up to 15 mos just for driving a samples sw with a bootstrap.


6.3) Sampled noise, SNR, aperture noise



$$\Delta = \text{LSB} = V_{FS} / 2^B$$

$$\text{Quant. noise } \sigma^2 = \frac{\Delta^2}{12}$$

$$\text{SNR}^2 = \left(\frac{V_{FS}}{2}\right)^2 \cdot \frac{1}{12} = \frac{1}{4} \cdot 2^{2B} = 1,5 \cdot 2^{2B}$$



V_{IN} is taken at the best case $\rightarrow V_{IN} = V_{FS}/2$

$$\text{SNR}_{\text{dB}} = 10 \log_{10} \left(\frac{3}{2} \right) + 10 \log_{10} (2^B) = 1,76 + 6,02 \cdot B \rightarrow \text{rearrange} \rightarrow$$


$$\text{ENOB} = \frac{\text{SNR}_{\text{dB}} - 1,76}{6,02} \approx \text{equivalent number of bits}$$

Usually, SNR is given and we compute the bits needed to achieve that SNR (e.g.: $\text{SNR}^2 = (A^2/2) / (UT/c)$)

Aperture/Jitter noise: CK is a noisy signal \rightarrow !!!!!!!

When we switch we get an uncertain

time Δt given by jitter. To reduce it we must burn more power for the clock bus. Which are the consequences?



We commit an error during Δt , we think we're sampling right on the precise time instant but instead we get another value.

To which point do we commit the largest error?

Largest error is achieved at zero crossing because we

have the largest slope

$$V_{IN} = A_0 \cos(\omega_{IN} t) \quad \left. \frac{\partial V_{IN}}{\partial t} \right|_{MAX} = A_0 \omega_{IN} \rightarrow$$
$$\Delta t \quad \Delta V_{MAX} = A_0 \omega_{IN} \Delta t$$

$$\text{The peak variance will be } \overline{\Delta V_{MAX}^2} = A_0^2 \omega_{IN}^2 \overline{\Delta t^2}$$

Therefore, at worst case we get:


$$\text{SNR}_{\text{jitter}}^2 = \frac{A_0^2 / 2}{A_0^2 \omega_{IN} \overline{\Delta t}^2} = \frac{1}{\omega_{IN}^2 \overline{\Delta t}^2} \Rightarrow \text{SNR}_{\text{jitter}} \text{ dB} = 20 \log \left(\frac{1}{2 \omega_{IN} \overline{\Delta t}} \right)$$

As $\omega_{IN} \uparrow$ it becomes more difficult to keep jitter down

$$\text{e.g.: } \omega_{IN} = 1 \text{ GHz} \quad (\omega_{IN} > 2 \text{ GHz}), \quad \overline{\Delta t} = 10^{-12} \text{ s}$$

$$\text{SNR}_{\text{jitter}} \text{ dB} \approx 14 \text{ dB} \rightarrow \text{ENOB} = \frac{4.4 - 1.76}{6.02} = 7 \text{ bit}$$

70) Time Variant Nonlinearity of the sampler




$$V_{SIG} = \frac{V_{DD}}{2} + A \sin(\omega_{IN} t)$$

where $A < \frac{V_{DD}}{2}$ we don't want hard clipping.

Since the sampler must swiftly follow the input signal we say that $\omega_{IN} \ll 1/R_{ON}C$ (Keep in mind that we also need to satisfy Nyquist frequency)

Issue: no bootstrap \rightarrow gm changes with V_{IN} :

$$R \approx \frac{1}{\mu C_0 \times \left(\frac{W}{L} \right) [V_{GS} - V_T(V_{AS})]} \quad \text{Also } V_T \propto V_{AS}$$



$$\text{Where } V_{AS} = V_{DD} - V_{SIG} = V_{DD} - \frac{V_{DD}}{2} - A \sin(\omega_{IN} t) = \frac{V_{DD}}{2} - A \sin(\omega_{IN} t)$$

Keep $V_T = \text{constant}$, we won't discuss V_{AS} dependence



We used to say $\frac{V_o(s)}{V_{IN}(s)} = \frac{1}{1 + sRC}$ for a LTI system

Laplace here does not help:

$$I = C \frac{dV_{OUT}}{dt} \quad V_{SIG} = IR + V_{OUT} = RC \frac{dV_{OUT}}{dt} + V_{OUT}$$

R also depends on $V_{OUT} \rightarrow$ Nonlinear differential equation

let us see what happens




- ① At V_{IN} positive peak, R increases \rightarrow pole shifts at low f.
- ② At V_{IN} negative peak, R decreases \rightarrow pole shifts at high f.

We can see that the pole modulation phase shifts V_{IN} :

- ③ because of ① we get an increased phase delay
- ④ because of ② the phase delay decreases until it reaches the input and from there the waveform restarts

If we consider a small voltage drop on $R \rightarrow V_{out} \approx V_{IN}$.

We can then compute the magnitude of the current:



We then Taylor-expand R value: $V_{IN} = \frac{V_{DD}}{2} \rightarrow$ bias

$$R \approx \frac{1}{\mu_n \cos(\frac{w}{L}) \left[\frac{V_{DD}}{2} - V_{IN}(t) - V_T(V_{IN}) \right]} = R_0 + r_1 V_{IN} + r_2 V_{IN}^2$$

$\xrightarrow{\text{[a]}}$ $\xrightarrow{\text{[a]}}$ $\xrightarrow{\text{[v]}}$

Vas

When $V_{IN} \nearrow \rightarrow R \nearrow$ so $r_1 \nearrow$ and r_2 should increase as well

We now consider V_R not negligible anymore and we compute


$$\underline{V_R} = R \cdot I = \textcircled{1} \cdot \textcircled{2} = \text{cosine} \cdot \text{cosine multiplication} \dots =$$

$$\approx R_0 CA w_{IN} \cos(\underline{w_{INT}}) + \frac{CA}{2} r_1 w_{IN} \sin(\underline{2w_{INT}}) - \frac{CA^3}{4} r_2 w_{IN} \cos(\underline{3w_{INT}}) + \text{o.t.}$$

(o.t. = other terms)

We neglected minor double products. This is an already simplified discussion, we want to just give a hint on what's happening.

We now have fundamental, 2nd harmonic + 3rd harmonic.



We now analyze the spectrum on V_X


Considering also the effect of the switch

$$V_X = V_{SIG} - V_X = \frac{V_{DD}}{2} + A \sin(w_{INT}) - R_0 C A w_{IN} \cos(w_{INT}) + \text{2nd/3rd harmonics}$$


$A \gg R_0 C w_{IN}$ because we said $w_{IN} \ll \frac{1}{R_0 C}$ so $R_0 C w_{IN} \ll 1$

$$V_X \approx \frac{V_{DD}}{2} + A \sin(w_{INT}) + \frac{CA}{2} r_1 w_{IN} \sin(2w_{INT}) - \frac{CA^3}{4} r_2 w_{IN} \cos(3w_{INT})$$

Without sampling



With sampling



Let us now quantify the distortion

$$\underline{HD_2} = \frac{C A^2}{A} W_{IN} r_2 \quad \underline{HD_3} = \frac{C A^3}{A} W_{IN} r_2 \quad \underline{HD_{TOT}} = \sum_i |HD_i|^2 \rightarrow \underline{\text{THD}}$$

THD = Total Harmonic Distortion. It should be included in the SNR/ENOB computation.

Bootstrap will reduce this HD by a lot, but it won't cancel it. In fact, we did not take into account $V_T = f(V_{IN})$

We can't reduce V_{IN} amplitude for a better SNR because noise does not decrease:

$\text{SNR} = \frac{A^2}{V_T} \rightarrow$ if we lower A by $\frac{1}{2}$, capacitance needs to be increased $\times 4$ to keep SNR the same

$$HD_2' = C' \frac{A'}{2} W_{IN} r_2 = AC \cdot \frac{A}{2} \cdot \frac{1}{2} W_{IN} r_2 = 2 HD_2$$


Distortion of the 2nd harmonic is doubled

$$HD_3' = C' A'^2 \cdot \frac{1}{4} W_{IN} r_2 = \cancel{C} \cdot \frac{1}{4} A^2 W_{IN} r_2 \rightarrow HD_3 \text{ does not change}$$

This is the proof why lowering V_{IN} amplitude is always a bad idea -


TU) Insight on threshold voltage generation for comparators

Fully differential comparators do not have an available "threshold" input. How can we do that? Consider a flash converter resistor string.




We get a thermometric digital output ↗

If we use a resistor strip:




DW capacitor coupled comparator threshold

Note: the following configuration does not sample the offset.




ϕ_1 : latch reset phase.

Suppose $V_{CM} = 0$



→ Capacitors are shorted to the CM of the preamp and store V_{REF}

ϕ_2 V_{REF+} V_{REF-} $\rightarrow N_D = (V_{IN+} - V_{IN-}) - (V_{REF+} - V_{REF-})$




There is no best threshold generation, it depends on the application.

For example, since this does not perform CDS, it can't be used in interleaved/pipelined converters in which offset is critical.

+1) Pipelined ADCs

* comparators can be huge for some architectures
(e.g. 256 comp for 8 bit flash). We can do a split:



1st flash = coarse converter 2nd flash = fine converter

$K = 1$ or 2^m in our case $m=4$ so that we exploit the full scale range for the residue in the fine converter

$$\text{residue} \sim \frac{V_{FS}}{\text{amplitude}} \quad \text{RESIDUE} \sim \frac{V_{FS}}{\text{amplitude}}$$

If we pipelined the structure, we could run at full speed.


However, settling and BW of the opamps will limit the speed.

e.g.:

- $K = 2^m$ we amplify \rightarrow BW of the gain stage is lower thus BW of the full ADC is lower but thresholds of the 1st and 2nd flash are the same
- $K = 1$ higher BW but we need to generate more thresholds

Typically, high speed is achieved with 1 bit stages ($K=2$)


Example: $V_{IN} = 0,64 \text{ V}$



With a repeated stage we end up with



Keep in mind that MSBs are the most critical stages in terms of noise/linearity/etc because they are the most important! It wouldn't make sense to have the same requirements of the MSB stage on the LSB one.



→ Least critical wrt Offset/noise/
linearity ...


↳ Highest performance

This way, we can relax the power dissipation and matching requirements on the following stages.

These pipelined 1 bit flash are typically used in 10/12/16 bit and 10 MHz \div 100s of MHz converters


+2) Residual voltage and glitches/errors

Let us now focus on the 1st stage structure. 2bits ADC:





→ Black points should be translated to the center of the step not to have offset but we don't care, it's just for visualization. $K = 2^2 = 4$:

$$V_{RES}^{1st \text{ stage}} = 2^2 [V_{IN} - V_{DAC}^{1st \text{ stage}}]$$





Nonlinearities in ADCs, DACs will influence the real static characteristic:

- DAC offset error:



The static characteristic will show a shift

- Residual amp gain error




We said that gain error of the amp is a linear one, but here it becomes detrimental to the full structure.

Many other errors are difficult to discuss but they all contribute to a nonlinear static characteristic.

We'll see in detail what happens if one of the ADC comparators is affected by offset and how to compensate it with the redundancy technique

73) Redundancy technique


If one of the comparators is affected by an offset, we get a vertical error in $V_{RESIDUAL}$



$$V_E = \epsilon \cdot 2^m = 4\epsilon \text{ for a 2 bit pipelined stage}$$


On the final characteristic we get a nonlinearity

In fully differential structures, $V_{RESIDUAL}$ will be:



Idea: we do something extra that is in principle not needed but it's done to recuperate the offset error.

In the flash ADC, use two comparators instead of the usual single one:





$$\text{So: } +\frac{VR}{4} < V_{IN} < +VR \rightarrow \text{higher half}$$

$$-\frac{VR}{4} < V_{IN} < -\frac{VR}{2} \rightarrow \text{lower half}$$

$$-\frac{VR}{4} < V_{IN} < +\frac{VR}{4} \text{ unknown}$$

00

Therefore we moved from 2 bit ADC to ~2 bits. DAC now is 2 bits as well.



By subtracting V_{IN} and V_{DAC} :

Working principle

Consider a 2 stage pipelined ADC without any offset.

that uses the redundancy technique. Total bits will be 2 and the code output will be:

$$\begin{array}{cccccc} 10 & 01 & 10 & 11 & \rightarrow V_{IN} \\ -VR & -VR & 0 & VR & VR \\ \frac{-VR}{2} & \frac{-VR}{2} & & \frac{VR}{2} & \frac{VR}{2} \end{array}$$

- (1) $-VR < V_{IN} < -\frac{VR}{2} \rightarrow$ code 00
- (2) $-\frac{VR}{2} < V_{IN} < 0 \rightarrow$ code 01
- (3) $0 < V_{IN} < \frac{VR}{2} \rightarrow$ code 10
- (4) $\frac{VR}{2} < V_{IN} < VR \rightarrow$ code 11

We will divide the analysis in 4 cases to cover all $-VR$ to $+VR$ range but we will cover only some ranges because the negative part is symmetrical so discussion is the same:

- $V_{IN} > \frac{VR}{2} \rightarrow$ comparators output 10 and $V_{RESIDUAL}$ (plot ①) is of course > 0 .

2nd stage, since it's the LSB, will be a simple comparator that distinguishes ≥ 0 only. Since $V_{RES} > 0 \rightarrow LSB = 1$

We now perform an addition considering the 2 bit 1st stage and 1 bit second stage (LSB)

$$\begin{array}{c} 10 \rightarrow 1st \\ 1 \rightarrow 2nd \\ \hline 11 \end{array}$$

Result is consistent with ④

- $V_{IN} < -\frac{VR}{2} \rightarrow$ comparators of the 1st stage output 00 and $V_{RESIDUAL} < 0$ so $LSB \text{ out} = 0$

$$\begin{array}{c} 00 \leftarrow 1st \\ 0 \leftarrow 2nd \\ \hline 00 \end{array}$$

Result is consistent with ①

We covered the obvious cases

Let us now see the range $0 < V_{IN} < \frac{V_R}{2}$. In the V_{RESUAL}
 We will see either 10 or 01 (unknown). The redundancy
 technique, when an unknown 01 is generated, treats it like
 a carry bit that will be propagated in the sum:


Recall that for $0 < V_{IN} < \frac{V_R}{2}$ → pipelined ADC code is 10
 $\frac{V_R}{4} < V_{IN} < \frac{V_R}{2}$ Comparators of the 1st stage generate a 10. We can now see
 that the residual voltage (plot 2) is < 0 so

LSB out will be 0:


10 ← 1st
 0 ← 2nd
 10 → Result is consistent with 1
 $0 < V_{IN} < \frac{V_R}{4}$ comparators generate a 01 because it's in the
 unknown range. We can see that V_{RESUAL} is > 0
 (plot 2) So LSB out will be 1:

01 ← 1st → kind of a carry bit propagated to next stage
 1 ← 2nd
 10 → Result is consistent with 1

We verified that for every input voltage, the pipelined ADC output does not change. Oh great, we did twice the work but for what? Suppose now that the comparator has an offset. This system will still generate the correct code:



• $\frac{V_R}{4} < V_{IN} < \frac{V_R + \varepsilon}{4}$ \rightsquigarrow without offset, this would have been in the 10 output region, but now it gives 01




But now $V_{RESIDUAL}$ is > 0 therefore LSB is 1

$01 \leftarrow 1st$
 $1 \leftarrow 2nd$



10 \longrightarrow Result is consistent with the output without offset

The same exact thing happens with $V_{IN} < 0$ and ε restricts the 01 zone ($V_{RESIDUAL}$ plot would then be 1)



What happens if offset is affecting the comp of the LSB? I must devise something else since it is the last bit and there is no following stage to propagate the carry bit to.

More in general, for multiple stage pipelines, the situation will be (e.g. with 5 stages)




Case where there is clear decision

Case where there are unknown values (same input V_{IN} but the pipelined ADC has offsets)

TH1 Redundancy technique Circuit description


S&H is embedded into the amplifier and we need $K=2$




(1)

We want to implement $V_{RES} = 2[V_{IN} - V_{DAC}]$

ϕ_1 : $S_2, 4$ short, $S_{2,3}$ are closed towards V_{IN}



ϕ_2 : Suppose DAC out is 0V




@ $t=0^-$ both C_f, C_s stored V_{IN} as charges
in color

@ $t=0^+$ C_s is shorted by v_{out} and g_{ud} ,
charges move (color)

$$\text{Result is } V_{OUT} \cdot C_f = V_{IN} [C_s + C_f] \rightarrow V_{OUT} = \frac{1 + \frac{C_s}{C_f}}{C_f} V_{IN} = 2 V_{IN}$$

$C_s = C_f$


ϕ_2 : Suppose DAC out is $+V_R$. By applying the superposition of effect



$$V_{OUT} = V_{IN} \left(1 + \frac{C_s}{C_f} \right) - V_R \frac{C_s}{C_f}$$

$$= 2 V_{IN} - V_R = 2 \left[V_{IN} - \frac{V_R}{2} \right]$$


ϕ_2 : Suppose DAC out is $-V_R$:



$$V_{OUT} = 2 V_{IN} + V_R = 2 \left[V_{IN} + \frac{V_R}{2} \right]$$


We can see that this circuit indeed implements (2)

Let's see what happens to the opamp's offset. We can proceed in two ways of placing S_1 :



Closed S_1, S_4

(no offset removal)



Connecting the opamp as buffer removes the offset


Pros/cons of ①

- + We have higher speed wrt ② because opamp is in open loop and it does not need any Miller compensation
- Shunts C_s, C_f directly into the real ground
- Does not sample the offset
- S_4 is needed because OL operation will either make it go to 0/Vos depending on V_{os} . S_4 represents a situation in which V_{out} is kept in a balanced point in ② (so it does not really need to be a real switch)

Pros/cons of ②

- Samples and cancels V_{os}
- We sacrifice BW because of the loop compensation needed

DAC design



DAC design is trivial:

- $\pm VR$ is obtained on V_1, V_2 by inverting the connection with the two SPDT switches $S_{1,2}$


- OV is obtained by shorting V_1 and V_2 together with S_O

This means that VR can be highly linear (e.g.: BGR) and therefore $+VR = | -VR |$ because they come from the same source.

Comparator design

We solved Vos problem thanks to redundancy. However we need $\pm VR/4$ generation and reverse isolation for kickback.


C is selected based on noise, charge sharing of $C/3C$ generates VR :



Note that we must take care of the common mode voltage of the circuit.

Preamp + latch design

We have a simple design that uses a




- ① is probably used to disconnect the latch for kickback.

Probably, the pseudopair is used not to have a floating current generator when ① disconnects the pair. Could also be because of less power dissipated w/o tail generator.

Opamp design


PTOS are sometimes used for input stages for lower I/p noise.



1st stage gain $\sim g_m r_o^2$ 2nd stage gain $\sim g_m r_{out}$



Compensation is Ahuja. CTIF and S₁, S₄ are missing!

CTIF is disconnected



when switching


folded cascode + 2nd stage



We need to short both 1st and 2nd stage outputs in order to properly generate a "balanced" state when switching

+5) Recall on push-pull output stage

There is the usual trade-off between power/distortion.




→ push-pull. It worked fine for BJT

but it's bad for cros. cons:


- = V_O limited by large V_{CES}

- = V_{AS} changes a lot because output current is high (\sqrt{I} vs $\ln(1)$) of bipolar

- Extra drop given by the large source increase on the body diode of the MOS



6) Alternative output stage




Swing here is much larger ($V_{DD} - V_{ov}$ and $-V_{SS} + V_{ov}$),

$$\frac{V_o}{V_{IN}} \mid_{ID} = 1 \text{ trivial} \quad A = g_m \cdot R_o \text{ OTA}$$

$$Z_{out} = r_{o1} \parallel r_{o2} \parallel \frac{1}{A(g_m1 + g_m2)} \approx \frac{1}{A(g_m1 + g_m2)}$$

We can build a Thevenin eq:


$$\frac{V_o}{V_{IN}} = \frac{R_L}{R_L + \frac{1}{2g_m}} \text{ no Real gain}$$



Issue: V_{os} of the OTA will have an effect!


We can divide in DMSE and CMSE:

$$\underline{V_{ocm}} = \frac{V_{op} + V_{on}}{2} \quad \underline{V_{odiff}} = V_{op} - V_{on}$$



V_{ocm} is exactly like V_{IN} :

$$\underline{V_{out}} \mid_{RE} = \frac{V_{IN} \pm V_{ocm}}{1 + \frac{1}{2g_m A R_L}}$$



V_{od} is a different story

We end up increasing the output bias current. We waste current for nothing and we can't control its value and feedback does not correct it. If V_{od} is large enough, we end up with out-of-spec g_m values.

A brute force solution is to limit A so that V_{od} does not switch on π_1 and π_2 completely

$$\Delta I_Q = \frac{2I_Q}{V_{ov1}} \cdot A \frac{V_{od}}{2} \quad \text{where } I_Q = \text{nominal bias current w/o } V_{od}/2$$


$$\frac{\Delta I_Q}{I_Q} = \frac{V_{od}}{V_{ov1}} A \quad \text{so the relative error is strongly dependent}$$

on A and V_{ov}

App stage design

$$\frac{\Delta I_a}{I_a} = \frac{V_{OD}}{V_{OV_1}} A \rightsquigarrow \text{e.g.: } 20\% \text{ error max, } V_{OD} = 5 \mu\text{V}, V_{OV_1} = 200 \mu\text{V}$$

$\rightarrow A < 8 \Rightarrow$ we need to precisely control the
error). What can we do?



Goal: set IQ and control A precisely

- I_{BIAS} is pushed into Π_{17} because of the local feedback with Π_{15}, Π_{13} and Π_{17}

This way we set I_{B3} current as well because $V_{CE12} = V_{CE17}$

$$I_{D13} = \frac{(W/L)_{13}}{(W/L)_{17}} I_{D17} = \underline{\underline{I_{D14}}}$$

Because of symmetry between $H_{13,14,15,16}$ also H_{14} is biased

with the same $I_{D14} = I_{D13}$

It follows that $I_{D1} = \underline{I_{Q1}} = \frac{(W/L)}{(W/L)_T} I_{BIAS} \rightarrow$ Solved ①

Consider $g_{M,5} = g_{M,6}$

• gum II I_{IN} current can't go in $T113$ because $V_{ces13} = V_{ces17} = V_{ces14}$

one fixed by the feedback loop and I_{BIAS} . Since $V_{OL} \rightarrow \infty$
 $G_{loop,local} \rightarrow -\infty$ therefore all $g_{M15}^{(1)}W_{M15}$ goes into $M15 \rightarrow$


$$\frac{g_{M11}N_{IN}}{2} \perp g_{M15} \text{ drop on this gate} \rightarrow G = \frac{Vx}{V_{IN}} = \frac{g_{M11}}{2}, \frac{1}{g_{M15,6}} \times 8$$

Gain is easy to control because

it's just a gun ratio

The double contribution (3) is given by the superposition of efforts and gate voltage and diff current (fig.)

Additional: bipolar correct mirror miswinding using nodes



equation on node 1:

$$I_c + \frac{I_e}{\beta+1} = I \quad (1)$$

equation on node 2:

$$I_e + I_e = I + I' \quad (2)$$

If we combine (1) + (2) we immediately get $I' = I \frac{\beta}{\beta+2}$

This can be also powerful to check other miswindings


(e.g.: if $I_{S1} \neq I_{S2} \rightarrow I_{C1} \neq I_{C2}$ since $V_{BE1} = V_{BE2}$)

Mixed Signal Circuits Design

8 Febbraio 2023

Giustificare tutti i risultati indicando tutti i passaggi. Indicare sempre a quale transistore ci si riferisce (e.g. la transconduttanza di Q1 è g_{m1} , la r_0 di Q2 è r_{o2} il β di Q3 è β_3 etc...).

- i) Calcolare l'impedenza differenziale di ingresso. Calcolare quindi il guadagno di transconduttanza $I_{out}/(V_{in}^+ - V_{in}^-)$. Si assuma $\beta_n = 3\beta_p$.
- ii) Calcolare il generatore serie (di tensione) di rumore in ingresso, considerando solo il contributo del rumore shot di collettore, di tutti i trasistori.
- iii) Ripetere il calcolo, considerando il contributo del rumore termico della resistenza di base ($4kT r_{bb'}$) di tutti i trasistori. Assumere la stessa $r_{bb'}$ per tutti i transistori.
- iv) Ricavare la condizione riguardante la corrente I (una diseguaglianza) per cui questo secondo termine può essere trascurato rispetto al precedente, sapendo che $r_{bb'} = 200 \Omega$ (assumere la temperatura ambiente).
- v) Calcolare l'offset di ingresso dovuto al mismatch delle correnti di saturazione della coppia Q1-Q2 (assumere $+\Delta I_s/2$ e $-\Delta I_s/2$). Ripetere lo stesso calcolo per la coppia Q7-Q8.
- vi) Calcolare il trasferimento tra un segnale di modo comune in ingresso e la corrente di segnale di uscita, $2I_{out}/(V_{in}^+ + V_{in}^-)$, in continua, dovuto solo all'errore di specchiamento (dovuto al β_n finito).
- vii) Ripetere il calcolo ad "alta" frequenza, ossia considerando l'effetto di C_T . Tracciare i diagrammi di Bode (modulo e fase) quotati della funzione di trasferimento completa.



Mixed Signal Circuits Design

8 Febbraio 2023

Always justify the results, indicating all the steps (do not provide only the results). Always indicate at what transistor you are referring to (e.g. the transconductance of Q1 is g_{m1} , r_0 of Q2 is r_{02} , β of Q3 is β_3 etc...).

- i) Evaluate the input differential impedance. Calculate the transconductance gain, i.e. $I_{out}/(V_{in}^+ - V_{in}^-)$. Assume $\beta_n = 3\beta_p$.
- ii) Evaluate the equivalent series (voltage) noise generator, considering only the contribution from the current collector shot noise sources for all the transistors.
- iii) Repeat the previous evaluation, considering only the thermal noise from the base resistance ($4kT_{bb'}$) for all the transistors. Assume the same $r_{bb'}$ for all the transistors.
- iv) Derive the condition (an inequality) for the current I for which the second contribution is negligible with respect to the previous one, assuming $r_{bb'} = 200 \Omega$ (assume room temperature).
- v) Calculate the input offset due to the mismatch of the saturation currents (assume $+\Delta I_s/2$ and $-\Delta I_s/2$). Repeat the same calculation for the couple Q7-Q8.
- vi) Evaluate the DC gain between an input common mode voltage signal, and the output current, i.e. $2I_{out}/(V_{in}^+ + V_{in}^-)$, due to the error in the mirror (due to the finite β_n).
- vii) Repeat the same evaluation at "high" frequency, that is considering the effect of C_T . Plot the Bode diagrams (magnitude and phase) of the entire transfer function.

