DIGITAL SYSTEM DESIGN (3EL42)

ASSIGNMENT - 1

Q-1: Write a Verilog code for 2X4 decoder.

CODE:

```
testbench.sv
                                                                               design.sv 📳
                                                                                                                                          SV/Verilog Design
  1 //2*4 decoder (21EL026)
                                                                                  1 module decoder2_4(en,a,b,y);
 2 module tb;
                                                                                       input en,a,b;
 3 reg a,b,en;
      wire [3:0]y;
                                                                                       output reg [3:0]y;
      decoder2_4 dut(en,a,b,y);
 6
                                                                                       always @(en,a,b)
                                                                                         begin
                                                                                           if(en==0)
          $monitor("en=%b a=%b b=%b y=%b",en,a,b,y);
                                                                                             begin
                                                                                               if(a==1'b0 & b==1'b0) y=4'b1110;
 10
                                                                                 10
                                                                                               else if(a==1'b0 & b==1'b1) y=4'b1101;
else if(a==1'b1 & b==1'b0) y=4'b1011;
          en=1;a=1'bx;b=1'bx;#5
 11
                                                                                 11
          en=0;a=0;b=0;#5
                                                                                 12
          en=0; a=0; b=1; #5
                                                                                               else if(a==1 & b==1) y=4'b0111;
                                                                                 13
                                                                                               else y=4'bxxxx;
          en=0;a=1;b=0;#5
 14
                                                                                 14
          en=0;a=1;b=1;#5
                                                                                             end
 15
                                                                                 15
                                                                                           else
                                                                                            y=4'b1111;
          $finish;
                                                                                 17
                                                                                         end
        end
 19 endmodule
                                                                                 19 endmodule
```

```
| Color | Share | | Color | Share | | Color |
```

Q-2: Write a Verilog code for Full subtractor.

CODE:

Q-3: Write a Verilog code for 2-bit comparator.

CODE:

```
design.sv +
testbench.sv +
   1 //2_bit comparator (21EL026)
                                                                                                              2 module testbench;
                                                                                                              output equal ;
  reg [1:0]a,b;
wire equal,greater,lower;
comparator_2bit DUT(a,b,equal,greater,lower);
                                                                                                              output greater;
output lower;
                                                                                                           4 output lower;
5 input [1:0] a;
6 input [1:0] b;
7 assign equal = (a==b) ? 1 : 0;
8 assign greater = (a>b) ? 1 : 0;
9 assign lower = (a<b) ? 1 : 0;
   7 begin
 | Smonitor("a[0]=%b a[1]=%b b[0]=%b b[1]=%b greater =%b | lower =%b equal=%b",a[0],a[1],b[0],b[1],greater,lower,equal);
                                                                                                           10 endmodule
 a=2'b00;b=2'b01;#5
a=2'b11;b=2'b10;#5
 13 a=2'b00;b=2'b00;#5
  15 $finish;
 16 end
 18 endmodule
```

```
©Log <Share

[2022-08-07 05:47:04 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out

a=0 b=0 cin=0 d=0 bout=0

a=0 b=1 cin=0 d=1 bout=1

a=1 b=0 cin=0 d=1 bout=0

a=1 b=1 cin=0 d=0 bout=0

a=1 b=1 cin=1 d=1 bout=1

Done
```

Q-4: Write a Verilog code for 3 bit binary to gray convertor.

CODE:

Q-5: Write a Verilog code for BCD to excess 3 convertor.

CODE:

```
[2022-08-07 16:39:34 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
a = 0 b = 1 c = 0 d = 0, x = 0 y = 1 z = 1 w = 1
a = 1 b = 1 c = 0 d = 0, x = 1 y = 1 z = 1 w = 1
a = 0 b = 0 c = 0 d = 1, x = 0 y = 1 z = 0 w = 0
a = 1 b = 0 c = 0 d = 1, x = 1 y = 1 z = 0 w = 0
Done

Done
```