```
-- Dylan Brown
    -- ECE222 DP 2
4 -- Due 2/18
    __**********
5
6
7
   entity fulladdmult is
8
     port(a, x, y, ci: IN BIT;
9
      s, co : OUT BIT);
10
    end fulladdmult;
    architecture brown of fulladdmult is
13
14
    signal b : BIT;
15
16 begin
17
    b \le x AND y;
18
    s<= a XOR b XOR ci;</pre>
19
    co<= (a AND b) OR (a AND ci) or (b AND ci);
20 end brown;
```