

EE518 Analog IC-DESIGN LAB
Experiment 6

Design and analysis of a 2-stage op-amp



Submitted by,
KOTAPATI VAMSHI KRISHNA
ROLL No-234102412
MTECH IN VLSI AND NANOELECTRONICS
September 2, 2024

Contents

| | | |
|----------|---|-----------|
| 1 | EXPERIMENTS | 2 |
| 2 | OBJECTIVE | 2 |
| 3 | Theory | 2 |
| 3.1 | Circuit | 3 |
| 3.2 | Procedure | 4 |
| 3.2.1 | Step 1 | 4 |
| 3.2.2 | Step 2 | 4 |
| 3.3 | step :3 | 4 |
| 3.3.1 | Step 3 | 4 |
| 3.3.2 | Step 4 | 5 |
| 3.3.3 | Step 5 | 6 |
| 3.3.4 | Step 6 | 7 |
| 3.3.5 | Step 7 | 7 |
| 3.3.6 | Step 8 | 8 |
| 3.3.7 | Step 9 | 9 |
| 3.3.8 | Step 10 | 9 |
| 4 | DC analysis | 10 |
| 4.1 | Schematic | 10 |
| 4.2 | Simulations and wave forms | 11 |
| 5 | AC analysis | 12 |
| 5.1 | Schematic | 12 |
| 5.2 | Simulations and wave forms | 13 |
| 6 | Comparison tables | 14 |
| 6.1 | Design Specifications | 14 |
| 6.2 | Capacitor Values | 14 |
| 6.3 | (W/L) ratios of all transistors | 14 |
| 7 | Conclusions:- | 14 |

1 EXPERIMENTS

Design and analysis of a 2-stage op-amp

2 OBJECTIVE

- Design and analyze a 2-stage op-amp with the Design specification mentioned below.

3 Theory

The single stage op amp we can achieve the gain but it limits the output swing, By using the 2 stage opamp gain and the high swing can be achieved. in the 2 stage op amp the stage 1 will be the Differential amplifier and which provides the high gain and limits the swing, and the second stage is a common source stage that enhances the output swing. Let take the stage 1 differential amplifier with N-MOS input devices and P-MOS current source as a load. the outputs of the stage 1 differential amplifier circuit will be the inputs for the stage 2 common source




Figure 1: Block-diagram representation of two stage op-amp

3.1 Circuit




Figure 2: circuit of of two stage op-amp

3.2 Procedure

3.2.1 Step 1

If channel length modulation is considered, choose the smallest device length these will keep the channel length modulation (λ) constant

3.2.2 Step 2

Compensation capacitance C_c

- C_c (Miller compensation capacitance) connected between gate and drain terminals of M6 transistor in the following circuit
- for a 60 degree phase margin, gain is almost flat, such that the C_c should choose as a minimum value to get the desired phase margin.
- For a 60 degree phase margin

$$C_c > 0.23CL \quad (1)$$

They given CL is 10 pF.so we got miller capacitance is

$$C_c > 2.3pF \quad (2)$$

3.3 step :3

Power calculations We have to design two stage OP AMP for low power they have given power should be less than or equal to 0.25milli watts and reference current current is 20 μ A.

3.3.1 Step 3

Finding Tail current I_{d5}

- Since the given golden reference current I_{ref} is given as 40 μ A, the current through M5 should be 40 μ A
- Since based on slew rate requirement we will take the value for I_5 (tail current) Slew rate and tail current are dependent to each other

- Current flowing through the capacitor is

$$I = C \cdot dv/dt \quad (3)$$

and the slew rate expression is

$$dv/dt = I/C(\text{which is the definition of Slewrate}) \quad (4)$$

$$Id5 = \text{Slewrate}(SR) * Cc \quad (5)$$

Id5 is 40uA taken from the golden current source

$$Cc = 4PF \quad (6)$$

3.3.2 Step 4

Size of M3 PMOS transistor

- Current flowing through M1 and M3 transistor are same, Since circuit is symmetric, current flowing from M1 and M3 are equal.
- Let M1 and M3 are in saturation
- Current flowing through M3 transistor is

$$Id3 = 1/2 \mu_p C_{ox} (w/l) (V_{sg3} - |V_{th3}|)^2 \quad (7)$$

at saturation

- Since M3 is diode connected

$$V_{sg3} = V_{sd3} \quad (8)$$

The voltages at Vd3 and Vd1 are equal,

$$Id3 = 1/2 \mu_p C_{ox} (w/l) (V_{s3} - V_{g3} - |V_{th3}|)^2 \quad (9)$$

Voltage at source of M3 is Vdd and $v_{g3} = V_{d3} = V_{d1}$, such that

$$Id3 = 1/2 \mu_p C_{ox} (w/l) (V_{dd3} - V_{d1} - |V_{th3}|)^2 \quad (10)$$

- since M1 is in saturation

$$V_{d1} = V_{ds1} = V_{gs1} - v_{th1} \quad (11)$$

the above equation represents the overdrive voltage of M1

- therefore I_{d3} will

$$I_{d3} = 1/2 \mu_p C_{ox} (w/l)_3 (V_{dd3} - |V_{th3}| - (V_{gs1} - V_{th1}))^2 \quad (12)$$

from the above equation $(W/L)_3$ will be

$$(W/L)_3 = 2 * I_{d3} / \mu_p C_{ox} * (V_{dd3} - |V_{th3}| - (V_{gs1} - V_{th1}))^2 \quad (13)$$

- we know that $I_{d3} = 1/2 I_{d5}$

$$(W/L)_3 = I_{d5} / \mu_p C_{ox} * (V_{dd3} - |V_{th3}| - (V_{in(max)} + V_{th1}))^2 \quad (14)$$

$(W/L)_3$ is determined using maximum ICMR ($V_{in(max)}$) Since $I_{d5} = 40 \mu A$, by calculating these we will get

$$(W/L)_3 = 8$$

(15)

- M_3 and M_4 are forming a PMOS current mirror, so

$$(W/L)_3 = (W/L)_4 = 8 \quad (16)$$

3.3.3 Step 5

Verify the poles and zeros

- Verify that poles and zeros due to C_{gs3} and C_{gs4} will not be dominant.
- Assume that pole of M_3 is greater than 10 times of gain band width product, Such that
- Pole of M_3

$$P_{M_3} = g_{M_3} / 2C_{gs3} > 10 * GB \quad (17)$$

Where,

$$C_{gs3} = 2/3 C_{ox} WL \quad (18)$$

and

$$g_{M_3} = 2I_{d3} / \mu_p C_{ox} (W/L)_3 (V_{sg} - |V_{th}|)^2 \quad (19)$$

3.3.4 Step 6

Size of M1 and M2 transistors

- M1 and M2 are NMOS input transistors
- Select $(W/L)_1 = (W/L)_2$ to achieve desired GB

$$gM_1 = GB_{radianc} * Cc \quad (20)$$

GB radianc GB (Hz) *2pi therefore

$$gM_1 = \sqrt{2\mu_n C_{ox}(W/L)Id_1} \quad (21)$$

- We know that $Id_1 = 1/2 Id_5$, Since it is a differential circuit so,

$$(W/L)_1 = gM_1^2 / \mu_n C_{ox} * Id_5 \quad (22)$$

- After calculating,

$$(W/L)_1 = 11 \quad (23)$$

- Since it is a Differential circuit the another half circuit will have the same current So,

$$(W/L)_1 = (W/L)_2 = 11 \quad (24)$$

3.3.5 Step 7

Size of M₅ transistor

- We will find the Size of M5 transistor by using the min ICMR equation

$$V_{DS5(sat)} = V_{in(min)} - V_{ss} - \sqrt{I_{D5} / \mu_n C_{ox}(W/L)_1} - V_{th(max)} \quad (25)$$

- We know that $I_{D5} = 40 \mu A$, from the golden current source

- I_{D5} in saturation will be

$$I_{D5} = 1/2unC_{ox}(W/L)_5(V_{gs} - V_{th})^2 \quad (26)$$

- By using these current equation, We can find $(W/L)_5$

$$(W/L)_5 = 2I_{D5}/unC_{ox}(V_{DS5}(sat))^2 \quad (27)$$

- By Calculating, We will get the $(W/L)_5 = 11$
- Since M_5 and M_8 are a current mirror circuits

$$(W/L)_5 = (W/L)_8 = 11 \quad (28)$$

By these we will complete the 1 stage differential amplifier
Now, We will design the common source amplifier for stage 2

3.3.6 Step 8

Sizing of M_6 transistor

- For a resonable phase margin the following relation should be satisfied i.e.,

$$gM_6 = 2.2gM_4(C_L/C_c) \quad (29)$$

$$gM_6 \geq 10gM_1 \quad (30)$$

- M_6 and M_4 have same voltages i.e.,

$$V_{sg6} = V_{sg4} \quad (31)$$

- Such that

$$(W/L)_6 = (W/L)_4(gm_6/gM_4) \quad (32)$$

- By calculating these we will get $(W/L)_6 = 144$

3.3.7 Step 9

Calculation for I_{d6}

- To find the sizing of M₇ we require I_{d7}, since I_{d7} = I_{d6}
- we can find the I_{D6} by using the obtained values of gm₆ and (W/L)₆.

$$gm_6 = \sqrt{2upC_{ox}(W/L)_6} I_{D6} \quad (33)$$

$$- I_{D6} = (gm_6)^2 / 2upC_{ox}(W/L)_6 \text{ By calculating, we will get } I_{d6} = 360 I_{d6} = I_{D7} \quad (34)$$

3.3.8 Step 10

Sizing of M₇

- With the help of I_{D7}, we can calculate (W/L)₇

$$(W/L)_7 = I_{D7} / I_{D5} (W/L)_5 \quad (35)$$

After calculating, we will get (W/L)₇ will be

$$(W/L)_7 = 99 \quad (36)$$

4 DC analysis

4.1 Schematic




Figure 3: Block-diagram representation of two stage op-amp

4.2 Simulations and wave forms




Figure 4: Block-diagram representation of two stage op-amp

5 AC analysis

5.1 Schematic




Figure 5: Block-diagram representation of two stage op-amp

5.2 Simulations and wave forms




Figure 6: Block-diagram representation of two stage op-amp

6 Comparison tables

6.1 Design Specifications

| Variable | Theoratical | Practical |
|----------|-------------|-----------|
| gain | 66.6 dB | 67.8 dB |
| GBW | 15 Mhz | 19.12 Mhz |

6.2 Capacitor Values

| Capacitor | values (pF) |
|----------------|-------------|
| C _c | 4 |
| C _L | 10 |

6.3 (W/L) ratios of all transistors

| transistor | width(nm) | length(nm) |
|------------|-----------|------------|
| M1 | 5940 | 540 |
| M2 | 5940 | 540 |
| M3 | 2880 | 360 |
| M4 | 2880 | 360 |
| M5 | 1980 | 180 |
| M6 | 360 | 5180 |
| M7 | 360 | 5180 |
| M8 | 1980 | 180 |

7 Conclusions:-

- All the results have been obtained practically and matching with the theoretical justification. The theoretical calculations have been done.
- Phase margin assumption and practical value that is 60 degrees satisfied.

- gain is high and good Gain bad width product got in 2 stage OP-AMP