```
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat May 6 17:00:52 2023
# Process ID: 39768
# Current directory:
C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Clu
ster.runs/synth 1
# Command line: vivado.exe -log Giga Cluster.vds -product Vivado
-mode batch -messageDb vivado.pb -notrace -source Giga Cluster.tcl
# Log file:
C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Clu
ster.runs/synth 1/Giga Cluster.vds
# Journal file:
C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Clu
ster.runs/synth 1\vivado.jou
# Running On: Vamsi, OS: Windows, CPU Frequency: 2611 MHz, CPU
Physical cores: 10, Host memory: 16832 MB
source Giga Cluster.tcl -notrace
Command: read checkpoint -auto incremental -incremental
C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Clu
ster.srcs/utils 1/imports/synth 1/Giga Cluster.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from
C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Clu
ster.srcs/utils 1/imports/synth 1/Giga Cluster.dcp for incremental
synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint
changes
Command: synth design -top Giga Cluster -part xazu3eg-sfvc784-1Q-q
Starting synth design
Attempting to get a license for feature 'Synthesis' and/or device
'xazu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or
device 'xazu3eg'
INFO: [Designutils 20-5440] No compile time benefit to using
incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due
```

```
to incremental criteria not met. If you would like to alter this
behaviour and have the flow terminate instead, please set the
following parameter config implementation
{autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth design using
a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children
vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20744
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default
net type 'wire'
[D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM SINGLE MACR
O.v:2170]
Starting Synthesize: Time (s): cpu = 00:00:01; elapsed = 00:00:05
. Memory (MB): peak = 1442.441; gain = 408.469
INFO: [Synth 8-638] synthesizing module 'Giga Cluster'
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/new/Giga Cluster.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Mega Cluster'
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/new/Mega Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini Cluster'
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU'
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D flipflop'
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/new/D flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr val' is read in the process but
is not in the sensitivity list
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/new/D flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D flipflop' (0#1)
```

```
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/new/D flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/new/CU.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1)
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini Cluster' (0#1)
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Mega Cluster' (0#1)
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/new/Mega Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster2'
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cl
uster.srcs/sources 1/imports/Project2/MegaCluster2/MegaCluster2.src
s/sources 1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster2' (0#1)
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/Project2/MegaCluster2/MegaCluster2.src
s/sources 1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster3'
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/Project2/MegaCluster3/MegaCluster3.src
s/sources 1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster3' (0#1)
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.src
s/sources 1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster4'
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/Project2/MEgaCluster4/MegaCluster4.src
s/sources 1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster4' (0#1)
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/Project2/MEgaCluster4/MegaCluster4.src
s/sources 1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Giga Cluster' (0#1)
```

```
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/new/Giga Cluster.vhd:43]
WARNING: [Synth 8-7129] Port C[2] in module CU is either
unconnected or has no load
______
Finished Synthesize: Time (s): cpu = 00:00:01; elapsed = 00:00:06
. Memory (MB): peak = 1532.895; gain = 498.922
Finished Constraint Validation: Time (s): cpu = 00:00:01; elapsed
= 00:00:06 . Memory (MB): peak = 1532.895; gain = 498.922
Start Loading Part and Timing Information
Loading part: xazu3eg-sfvc784-1Q-q
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xazu3eg-sfvc784-1Q-q
_____
Finished Loading Part and Timing Information: Time (s): cpu =
00:00:01; elapsed = 00:00:07. Memory (MB): peak = 1532.895; gain
= 498.922
WARNING: [Synth 8-327] inferring latch for variable 'Q reg'
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/new/D flipflop.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'curr val reg'
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/new/D flipflop.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'Y reg'
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
```

```
uster.srcs/sources 1/imports/new/CU.vhd:55]
WARNING: [Synth 8-327] inferring latch for variable 'OUTPUT reg'
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/new/Mega Cluster.vhd:116]
WARNING: [Synth 8-327] inferring latch for variable 'OUTPUT reg'
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/Project2/MegaCluster2/MegaCluster2.src
s/sources 1/new/MegaCluster2.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'OUTPUT reg'
[C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga Cluster/Giga Cl
uster.srcs/sources 1/imports/Project2/MegaCluster3/MegaCluster3.src
s/sources 1/new/MegaCluster3.vhd:98]
Finished RTL Optimization Phase 2: Time (s): cpu = 00:00:01;
elapsed = 00:00:07 . Memory (MB): peak = 1532.895; gain = 498.922
No constraint files found.
Start RTL Component Statistics
Detailed RTL Component Info:
+---Adders :
      2 Input 5 Bit
                           Adders := 64
      3 Input 4 Bit
                             Adders := 64
+---XORs :
                                 XORs := 64
      2 Input
                 4 Bit
+---Muxes :
      2 Input 40 Bit Muxes := 1
Finished RTL Component Statistics
```

Start Part Resource Summary
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
Finished Part Resource Summary