


Xnorgate ✓

← norgate ✓ (/wiki/norgate)

wire_decl ✓ (/wiki/wire_decl) →

Create a module that implements an XNOR gate.



Expected solution length: Around 1 line.

Module Declaration

```
module top_module(  
    input a,  
    input b,  
    output out );
```

Hint...


The bitwise-XOR operator is `^`. There is no logical-XOR operator.


Write your solution here

```
1 module top_module(  
2     input a,  
3     input b,  
4     output out );  
5  
6 endmodule  
7
```

Submit

Submit (new window)

Upload a source file... 

← [norgate](/wiki/norgate)  (/wiki/norgate)

[wire_decl](/wiki/wire_decl)  (/wiki/wire_decl) →









Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Xnorgate&oldid=1490
(http://hdlbits.01xz.net/mw/index.php?title=Xnorgate&oldid=1490)"

Problem Set Contents

▶ Getting Started

▼ Verilog Language

▼ Basics

-  Simple wire (/wiki/wire)
-  Four wires (/wiki/wire4)
-  Inverter (/wiki/notgate)
-  AND gate (/wiki/andgate)
-  NOR gate (/wiki/norgate)
-  **XNOR gate (/wiki/xnorgate)**
-  Declaring wires (/wiki/wire_decl)
-  7458 chip (/wiki/7458)

▶ Vectors

▶ Modules: Hierarchy

▶ Procedures

▶ More Verilog Features

▶ Circuits

▶ Verification: Reading Simulations

▶ Verification: Writing Testbenches