## **Problem sets**

#### **Contents**

- 1 Getting Started
- 2 Verilog Language
  - 2.1 Basics
  - 2.2 Vectors
  - 2.3 Modules: Hierarchy
  - 2.4 Procedures
  - 2.5 More Verilog Features
- 3 Circuits
  - 3.1 Combinational Logic
    - 3.1.1 Basic Gates
    - 3.1.2 Multiplexers
    - 3.1.3 Arithmetic Circuits
    - 3.1.4 Karnaugh Map to Circuit
  - 3.2 Sequential Logic
    - 3.2.1 Latches and Flip-Flops
    - 3.2.2 Counters
    - 3.2.3 Shift Registers
    - 3.2.4 More Circuits
    - 3.2.5 Finite State Machines
  - 3.3 Building Larger Circuits
- 4 Verification: Reading Simulations
  - 4.1 Finding bugs in code
  - 4.2 Build a circuit from a simulation waveform
- 5 Verification: Writing Testbenches

# **Getting Started**

- Output Zero (/wiki/zero)

# **Verilog Language**

## **Basics**

- Four wires (/wiki/wire4)
- Inverter (/wiki/notgate)
- AND gate (/wiki/andgate)
- XNOR gate (/wiki/xnorgate)
- Declaring wires (/wiki/wire\_decl)
- 7458 chip (/wiki/7458)

### **Vectors**

- Vectors (/wiki/vector0)
- Vectors in more detail (/wiki/vector1)
- Bitwise operators (/wiki/vectorgates)
- Four-input gates (/wiki/gates4)
- Vector reversal 1 (/wiki/vectorr)
- More replication (/wiki/vector5)

## **Modules: Hierarchy**

- Connecting ports by name (/wiki/module\_name)
- Three modules (/wiki/module\_shift)
- Modules and vectors (/wiki/module\_shift8)
- Adder 1 ♥ (/wiki/module\_add)
- Adder 2 (/wiki/module\_fadd)
- Carry-select adder (/wiki/module\_cseladd)
- Adder-subtractor (/wiki/module\_addsub)

### **Procedures**

Procedures include **always**, initial, task, and function blocks. Procedures allow sequential statements (which cannot be used outside of a procedure) to be used to describe the behaviour of a circuit.

- Always blocks (combinational) O (/wiki/alwaysblock1)
- Always blocks (clocked) (/wiki/alwaysblock2)
- If statement (/wiki/always\_if)
- If statement latches (/wiki/always\_if2)
- Case statement (/wiki/always\_case)
- Priority encoder (/wiki/always\_case2)
- Priority encoder with casez (/wiki/always\_casez)
- Avoiding latches (/wiki/always\_nolatches)

## **More Verilog Features**

- Conditional ternary operator (/wiki/conditional)
- Reduction operators (/wiki/reduction)
- Reduction: Even wider gates (/wiki/gates100)
- Combinational for-loop: Vector reversal 2O (/wiki/vector100r)
- Combinational for-loop: 255-bit population count (/wiki/popcount255)
- Generate for-loop: 100-bit binary adder 20 (/wiki/adder100i)
- Generate for-loop: 100-digit BCD adder (/wiki/bcdadd100)

## **Circuits**

## **Combinational Logic**

#### **Basic Gates**

- Wire (/wiki/exams/m2014\_g4h)
- GNDO (/wiki/exams/m2014\_q4i)
- NORO (/wiki/exams/m2014\_q4e)
- Another gate (/wiki/exams/m2014\_q4f)
- Two gates O (/wiki/exams/m2014\_q4q)
- More logic gates (/wiki/gates)
- 7420 chip (/wiki/7420)
- Truth tables (/wiki/truthtable1)
- Two-bit equality (/wiki/mt2015\_eq2)
- Simple circuit AO (/wiki/mt2015\_q4a)
- Simple circuit BO (/wiki/mt2015\_q4b)
- Combine circuits A and BO (/wiki/mt2015\_q4)
- Ring or vibrate? O (/wiki/ringer)
- Thermostat (/wiki/thermostat)
- 3-bit population count (/wiki/popcount3)
- Gates and vectors (/wiki/gatesv)
- Even longer vectors (/wiki/gatesv100)

### **Multiplexers**

- 2-to-1 multiplexer (/wiki/mux2to1)
- 2-to-1 bus multiplexer (/wiki/mux2to1v)
- 9-to-1 multiplexer (/wiki/mux9to1v)
- 256-to-1 multiplexer (/wiki/mux256to1)
- 256-to-1 4-bit multiplexer (/wiki/mux256to1v)

### **Arithmetic Circuits**

- Half adder (/wiki/hadd)
- Full adder (/wiki/fadd)
- 3-bit binary adder (/wiki/adder3)
- Adder (/wiki/exams/m2014\_q4j)
- Signed addition overflow (/wiki/exams/ece241\_2014\_q1c)
- 100-bit binary adder (/wiki/adder100)
- 4-digit BCD adder (/wiki/bcdadd4)

### **Karnaugh Map to Circuit**

- 3-variable (/wiki/kmap1)
- 4-variable (/wiki/kmap2)
- 4-variable (/wiki/kmap3)
- 4-variable (/wiki/kmap4)
- Minimum SOP and POSO (/wiki/exams/ece241\_2013\_q2)

- Karnaugh map (/wiki/exams/m2014\_q3)
- Karnaugh map (/wiki/exams/2012\_q1g)
- K-map implemented with a multiplexer (/wiki/exams/ece241\_2014\_q3)

### **Sequential Logic**

### **Latches and Flip-Flops**

- D flip-flop (/wiki/dff)
- D flip-flops (/wiki/dff8)
- DFF with reset (/wiki/dff8r)
- DFF with reset value (/wiki/dff8p)
- DFF with asynchronous reset (/wiki/dff8ar)
- DFF with byte enable (/wiki/dff16e)
- D Latch O (/wiki/exams/m2014\_q4a)
- DFFO (/wiki/exams/m2014\_q4b)
- DFFO (/wiki/exams/m2014\_q4c)
- DFF+gate O (/wiki/exams/m2014\_q4d)
- Mux and DFFO (/wiki/mt2015\_muxdff)
- Mux and DFFO (/wiki/exams/2014\_q4a)
- DFFs and gates (/wiki/exams/ece241\_2014\_q4)
- Create circuit from truth table (/wiki/exams/ece241\_2013\_q7)
- Detect both edges O (/wiki/edgedetect2)
- Edge capture register (/wiki/edgecapture)
- Dual-edge triggered flip-flop (/wiki/dualedge)

#### **Counters**

- Four-bit binary counter (/wiki/count15)
- Decade counter (/wiki/count10)
- Decade counter again O (/wiki/count1to10)
- Slow decade counter (/wiki/countslow)
- Counter 1-12 (/wiki/exams/ece241\_2014\_q7a)
- Counter 1000 (/wiki/exams/ece241\_2014\_q7b)
- 4-digit decimal counter (/wiki/countbcd)
- 12-hour clock (/wiki/count\_clock)

### **Shift Registers**

- 4-bit shift register (/wiki/shift4)
- Left/right rotator (/wiki/rotate100)
- Left/right arithmetic shift by 1 or 8O (/wiki/shift18)
- 5-bit LFSRO (/wiki/lfsr5)
- 3-bit LFSRO (/wiki/mt2015\_lfsr)
- 32-bit LFSRO (/wiki/lfsr32)
- Shift register (/wiki/exams/m2014\_q4k)
- Shift register (/wiki/exams/2014\_q4b)

3-input LUTO (/wiki/exams/ece241\_2013\_q12)

#### **More Circuits**

- Cellular automata
  - Rule 90 (/wiki/rule 90)
  - Rule 110 (/wiki/rule110)
  - Conway's Game of Life 16x16 (/wiki/conwaylife)

### **Finite State Machines**

- Simple FSM 1 (asynchronous reset) O (/wiki/fsm1)
- Simple FSM 1 (synchronous reset) O (/wiki/fsm1s)
- Simple FSM 2 (asynchronous reset) O (/wiki/fsm2)
- Simple FSM 2 (synchronous reset) O (/wiki/fsm2s)
- Simple state transitions 3O (/wiki/fsm3comb)
- Simple one-hot state transitions 3O (/wiki/fsm3onehot)
- Simple FSM 3 (asynchronous reset) O (/wiki/fsm3)
- Simple FSM 3 (synchronous reset) (/wiki/fsm3s)
- Design a Moore FSMO (/wiki/exams/ece241\_2013\_q4)
- Lemmings 1 (/wiki/lemmings1)
- Lemmings 2O (/wiki/lemmings2)
- Lemmings 3 (/wiki/lemmings3)
- Lemmings 4O (/wiki/lemmings4)
- One-hot FSMO (/wiki/fsm\_onehot)
- PS/2 packet parser (/wiki/fsm\_ps2)
- PS/2 packet parser and datapath (/wiki/fsm\_ps2data)
- Serial receiver (/wiki/fsm\_serial)
- Serial receiver and datapath (/wiki/fsm\_serialdata)
- Serial receiver with parity checking (/wiki/fsm\_serialdp)
- Sequence recognition (/wiki/fsm\_hdlc)
- Q8: Design a Mealy FSMO (/wiki/exams/ece241\_2013\_q8)
- Q5a: Serial two's complementer (Moore FSM) (/wiki/exams/ece241\_2014\_q5a)
- Q5b: Serial two's complementer (Mealy FSM) (/wiki/exams/ece241\_2014\_q5b)
- Q3a: FSMO (/wiki/exams/2014\_q3fsm)
- Q3b: FSMO (/wiki/exams/2014\_q3bfsm)
- Q3c: FSM logic (/wiki/exams/2014\_q3c)
- Q6b: FSM next-state logic (/wiki/exams/m2014\_q6b)
- Q6c: FSM one-hot next-state logic (/wiki/exams/m2014\_q6c)
- Q6: FSMO (/wiki/exams/m2014\_q6)
- Q2a: FSMO (/wiki/exams/2012\_q2fsm)
- Q2b: One-hot FSM equations (/wiki/exams/2012\_q2b)
- Q2a: FSMO (/wiki/exams/2013\_q2afsm)
- Q2b: Another FSMO (/wiki/exams/2013\_q2bfsm)

## **Building Larger Circuits**

- Counter with period 1000 (/wiki/exams/review2015\_count1k)
- 4-bit shift register and down counter (/wiki/exams/review2015\_shiftcount)
- FSM: Sequence 1101 recognizer (/wiki/exams/review2015\_fsmseq)
- FSM: Enable shift register O (/wiki/exams/review2015\_fsmshift)
- FSM: The complete FSMO (/wiki/exams/review2015\_fsm)
- The complete timer (/wiki/exams/review2015\_fancytimer)
- FSM: One-hot logic equations (/wiki/exams/review2015\_fsmonehot)

# **Verification: Reading Simulations**

## Finding bugs in code

- MuxO (/wiki/bugs\_mux2)
- NANDO (/wiki/bugs\_nand3)
- MuxO (/wiki/bugs\_mux4)
- Add/sub (/wiki/bugs\_addsubz)
- Case statement (/wiki/bugs\_case)

### Build a circuit from a simulation waveform

- Combinational circuit 1 (/wiki/sim/circuit1)
- Combinational circuit 2O (/wiki/sim/circuit2)
- Combinational circuit 3 (/wiki/sim/circuit3)
- Combinational circuit 4O (/wiki/sim/circuit4)
- Combinational circuit 5O (/wiki/sim/circuit5)
- Combinational circuit 6 (/wiki/sim/circuit6)
- Sequential circuit 7O (/wiki/sim/circuit7)
- Sequential circuit 8 (/wiki/sim/circuit8)
- Sequential circuit 9O (/wiki/sim/circuit9)
- Sequential circuit 10 (/wiki/sim/circuit10)

# **Verification: Writing Testbenches**

- Clock (/wiki/tb/clock)
- Testbench1 (/wiki/tb/tb1)
- AND gate (/wiki/tb/and)
- Testbench2O (/wiki/tb/tb2)
- T flip-flop (/wiki/tb/tff)

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Problem\_sets&oldid=1795 (http://hdlbits.01xz.net/mw/index.php?title=Problem\_sets&oldid=1795)"