
```
module top_module (
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);

wire [31:0] sumai61, suma162;
wire sumai,suma2,suma3,suma4,suma5,suma6,suma7,suma8,suma9,suma10,suma11,suma12,suma13,suma14,suma15;

wire couta1,couta2,couta3,couta4,couta5,couta6,couta7,couta8,couta9,couta10,couta11,couta12,couta13,couta14,couta15;
    outa14,couta15,couta16;

wire [35:0] cout:
    addi a1 (addi6.a[0], addi6.b[0], 1'b0, suma1, couta1);
    addi a2 (addi6.a[1], addi6.b[1], couta1, suma2, couta2);
    addi a3 (addi6.a[2], addi6.b[2], cout22, suma3, couta3);
    addi a4 (addi6.a[3], addi6.b[3], couta2, suma3, couta3);
    addi a4 (addi6.a[4], addi6.b[4], couta4, suma5, couta5);
    addi a6 (addi6.a[4], addi6.b[5], cout44, suma5, couta5);
    addi a6 (addi6.a[6], addi6.b[6], couta6, suma7, couta7);
    addi a8 (addi6.a[6], addi6.b[6], couta6, suma7, couta7);
    addi a9 (addi6.a[8], addi6.b[6], couta8, suma9, couta9);
    addi a10 (addi6.a[8], addi6.b[8], couta8, suma9, couta9);
    addi a11 (addi6.a[1], addi6.b[10], couta10, suma11, couta11);
    addi a12 (addi6.a[1], addi6.b[10], couta10, suma11, couta11);
    addi a13 (addi6.a[11], addi6.b[10], couta12, suma13, couta13);
    addi a14 (addi6.a[11], addi6.b[12], couta12, suma13, couta13);
    addi a15 (addi6.a[13], addi6.b[14], couta14, suma15, couta16);
    addi a16 (addi6.a[13], addi6.b[14], couta14, suma15, couta16);
    addi6 a162 (a[31:10], b[31:16], couta16, suma16, couta16);
    assign suma(a (suma162, suma16);
    endonodule
// module addif (input [15:0] a, input [15:0] b, input cin, output cout);
module addif (input a, input b, input cin, output sum, output cout);
module addif (input a, input b, input cin, output sum, output cout);
module addif (input a, input b, input cin, output sum, output cout);
module addif (input a, input b, input cin, output sum, output cout);
module addif (input a, input b, input cin, output sum, output cout);
module addif (input a, input b, input cin, output sum, output cout);
module addif (input a, input b, input cin, out
```



In this exercise, you will create a circuit with two levels of hierarchy. Your top_module will instantiate two copies of add16 (provided), each of which will instantiate 16 copies of add1 (which you must write). Thus, you must write two modules: top_module and add1.

Like module_add, you are given a module add16 that performs a 16-bit addition. You must instantiate two of them to create a 32-bit adder. One add16 module computes the lower 16 bits of the addition result, while the second add16 module computes the upper 16 bits of the result. Your 32-bit adder does not need to handle carry-in (assume 0) or carry-out (ignored).

Connect the add16 modules together as shown in the diagram below. The provided module add16 has the following declaration:

module add16 (input[15:0] a, input[15:0] b, input cin, output[15:0] sum, output cout);

Within each add16, 16 full adders (module add1, not provided) are instantiated to actually perform the addition. You must write the full adder module that has the following declaration:

module add1 (input a, input b, input cin, output sum, output cout);