8/28/2018 Vector2 - HDLBits



A 32-bit vector can be viewed as containing 4 bytes (bits [31:24], [23:16], etc.). Build a circuit that will reverse the *byte* ordering of the 4-byte word.

```
aaaaaaaabbbbbbbbbbcccccccdddddddd => ddddddddcccccccbbbbbbbbaaaaaaaa
```

This operation is often used when the endianness (https://en.wikipedia.org/wiki/Endianness) of a piece of data needs to be swapped, for example between little-endian x86 systems and the bigendian formats used in many Internet protocols.

```
Module Declaration
```

```
module top_module(
   input [31:0] in,
   output [31:0] out );
```

Hint...

Part-select can be used on both the left side and right side of an assignment.

## Write your solution here

```
module top_module(
    input [31:0] in,
    output [31:0] out );//

// assign out[31:24] = ...;

endmodule
```

Submit

Submit (new window)

Upload a source file... ¥

## **Solution**

Show solution

```
1 module top_module (
2   input [31:0] in,
3   output [31:0] out
4 );
5
6 assign out[31:24] = in[ 7: 0];
```

```
← vector1 ② (/wiki/vector1)
```

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Vector2&oldid=1031 (http://hdlbits.01xz.net/mw/index.php?title=Vector2&oldid=1031)"

## **Problem Set Contents**

- ▶ Getting Started
- ▼ Verilog Language
  - ▶ Basics
  - ▼ Vectors
    - ✔ Vectors (/wiki/vector0)
    - ♦ Vectors in more detail (/wiki/vector1)
    - **♥** Vector part select (/wiki/vector2)

    - ▼ Four-input gates (/wiki/gates4)
    - ♦ Vector concatenation operator (/wiki/vector3)
    - ✔ Vector reversal 1 (/wiki/vectorr)

    - ✓ More replication (/wiki/vector5)
  - ▶ Modules: Hierarchy
  - ▶ Procedures
  - ▶ More Verilog Features
- ▶ Circuits
- ▶ Verification: Reading Simulations
- Verification: Writing Testbenches