8/18/2018 Vectorr - HDLBits

Vectorr O

vector4○ (/wiki/vector4) →

Given an 8-bit input vector [7:0], reverse its bit ordering.

See also: Reversing a longer vector (/wiki/Vector100r).

```
Module Declaration
module top_module(
   input [7:0] in,
   output [7:0] out
);
```

Hint...

Write your solution here

```
module top_module(
    input [7:0] in,
    output [7:0] out

);

endmodule
```

Submit

Submit (new window)

Or upload a file

Verilog source:

Choose File vectorr.v

Upload and simulate

Solution

Show solution

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Vectorr&oldid=1253 (http://hdlbits.01xz.net/mw/index.php?title=Vectorr&oldid=1253)"

Problem Set Contents

- Getting Started
- ▼ Verilog Language
 - ▶ Basics
 - ▼ Vectors
 - ✔ Vectors (/wiki/vector0)
 - ♦ Vectors in more detail (/wiki/vector1)
 - ▼ Vector part select (/wiki/vector2)

 - ◆ Four-input gates (/wiki/gates4)
 - ♦ Vector concatenation operator (/wiki/vector3)
 - Vector reversal 1 (/wiki/vectorr)
 - O Replication operator (/wiki/vector4)
 - O More replication (/wiki/vector5)
 - ▶ Modules: Hierarchy
 - ▶ Procedures
 - ▶ More Verilog Features
- ▶ Circuits
- ▶ Verification: Reading Simulations
- Verification: Writing Testbenches