


← notgate ② (/wiki/notgate)

norgate **②** (/wiki/norgate) **→**

Create a module that implements an AND gate.

This circuit now has three wires (a, b, and out). Wires a and b already have values driven onto them by the input ports. But wire out currently is not driven by anything. Write an assign statement that drives out with the AND of signals a and b.

Note that this circuit is very similar to the NOT gate (/wiki/notgate), just with one more input. If it sounds different, it's because I've started describing signals as being driven (has a known value determined by something attached to it) or not driven by something. Input wires are driven by something outside the module. assign statements will drive a logic level onto a wire. As you might expect, a wire cannot have more than one driver (what is its logic level if there is?), and a wire that has no drivers will have an undefined value (often treated as 0 when synthesizing hardware).



Expected solution length: Around 1 line.

```
Module Declaration

module top_module(
   input a,
   input b,
   output out );
```

Hint...

Verilog has separate bitwise-NOT (&) and logical-NOT (&&) operators, like C. Since we're working with a one-bit here, it doesn't matter which we choose.

Write your solution here

```
module top_module(
   input a,
   input b,
   output out );
endmodule
7
```

Submit

Submit (new window)

Upload a source file... ¥

← notgate (/wiki/notgate)

norgate **②** (/wiki/norgate) **→**

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Andgate&oldid=1488 (http://hdlbits.01xz.net/mw/index.php?title=Andgate&oldid=1488)"

Problem Set Contents

- Getting Started
- ▼ Verilog Language
 - **▼** Basics
 - Simple wire (/wiki/wire)
 - ♥ Four wires (/wiki/wire4)
 - ✔ Inverter (/wiki/notgate)
 - **⊘** AND gate (/wiki/andgate)
 - ◆ NOR gate (/wiki/norgate)
 - ▼ XNOR gate (/wiki/xnorgate)
 - ◆ Declaring wires (/wiki/wire_decl)
 - Vectors
 - ▶ Modules: Hierarchy
 - ▶ Procedures
 - ▶ More Verilog Features

- ▶ Circuits
- ▶ Verification: Reading Simulations
- ▶ Verification: Writing Testbenches