8/27/2018 Zero - HDLBits



wire **②** (/wiki/wire) **→** 

Build a circuit with no inputs and one output that outputs a constant  $\theta$ 

Now that you've worked through the previous problem, let's see if you can do a simple problem without the hints.

HDLBits uses Verilog-2001 ANSI-style port declaration syntax because it's easier to read and reduces typos. You may use the older Verilog-1995 syntax if you wish. For example, the two module declarations below are acceptable and equivalent:

```
module top_module ( zero );
   output zero;
   // Verilog-1995
endmodule
```

```
module top_module ( output zero );

// Verilog-2001
endmodule
```

Expected solution length: Around 1 line.

## **Module Declaration**

```
module top_module(
        output zero
);
```

## Hint...

Fun fact: For Quartus synthesis, not assigning a value to a signal usually results in 0. This problem is actually easier than the previous one.

## Write your solution here

```
module top_module(
    output zero
3 );// Module body starts after semicolon
4 endmodule
6
```

Submit (new window)

Upload a source file... 

Solution

Show solution

← step\_one (/wiki/step\_one)

wire♥ (/wiki/wire)→

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Zero&oldid=1574 (http://hdlbits.01xz.net/mw/index.php?title=Zero&oldid=1574)"

## **Problem Set Contents**

- **▼** Getting Started
  - **⊘** Getting Started (/wiki/step\_one)
  - Output Zero (/wiki/zero)
- ▶ Verilog Language
- ▶ Circuits
- ▶ Verification: Reading Simulations
- ▶ Verification: Writing Testbenches