
8/27/2018 7458 - HDLBits



The 7458 is a chip with four AND gates and two OR gates. This problem is slightly more complex than 7420 (/wiki/7420).

Create a module with the same functionality as the 7458 chip. It has 10 inputs and 2 outputs. You may choose to use an assign statement to drive each of the output wires, or you may choose to declare (four) wires for use as intermediate signals, where each internal wire is driven by the output of one of the AND gates. For extra practice, try it both ways.



Expected solution length: Around 2-10 lines.

```
Module Declaration
module top_module (
   input p1a, p1b, p1c, p1d, p1e, p1f,
   output p1y,
   input p2a, p2b, p2c, p2d,
   output p2y );
```

Hint...

You need to drive two signals (p1y and p2y) with a value.

Write your solution here

```
module top_module (
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

endmodule

endmodule
```

Submit

Submit (new window)

Upload a source file... ¥

← wire_decl (/wiki/wire_decl)

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=7458&oldid=1492 (http://hdlbits.01xz.net/mw/index.php?title=7458&oldid=1492)"

Problem Set Contents

- Getting Started
- ▼ Verilog Language
 - **▼** Basics
 - Simple wire (/wiki/wire)
 - ◆ Four wires (/wiki/wire4)
 - ☑ Inverter (/wiki/notgate)
 - ◆ AND gate (/wiki/andgate)
 - ◆ NOR gate (/wiki/norgate)
 - ▼ XNOR gate (/wiki/xnorgate)
 - ◆ Declaring wires (/wiki/wire_decl)
 - **⊘** 7458 chip (/wiki/7458)
 - ▶ Vectors
 - ▶ Modules: Hierarchy
 - ▶ Procedures
 - ▶ More Verilog Features

- ▶ Circuits
- ▶ Verification: Reading Simulations
- ▶ Verification: Writing Testbenches