

Module shift ○


← module_name📌 (/wiki/module_name)

module_shift8○ (/wiki/module_shift8) →

You are given a module `my_dff` with two inputs and one output (that implements a D flip-flop). Instantiate three of them, then chain them together to make a shift register of length 3. The `clk` port needs to be connected to all instances.

The module provided to you is: `module my_dff (input clk, input d, output q);`

Note that to make the internal connections, you will need to declare some wires. Be careful about naming your wires and module instances: the names must be unique.



Module Declaration

```
module top_module ( input clk, input d, output q );
```

Write your solution here

```
1 module top_module ( input clk, input d, output q );
2
3 endmodule
4
```

Submit

Submit (new window)

Upload a source file... 📄

Solution

Complete problem first to see solution

← module_name ☒ (/wiki/module_name)

module_shift8 ☐ (/wiki/module_shift8) →

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Module_shift&oldid=1447
(http://hdlbits.01xz.net/mw/index.php?title=Module_shift&oldid=1447)"

Category (/wiki/Special:Categories): **Modules (/wiki/Category:Modules)**

Problem Set Contents

▶ Getting Started

▼ Verilog Language

▶ Basics

▶ Vectors

▼ Modules: Hierarchy

☒ Modules (/wiki/module)

☒ Connecting ports by position (/wiki/module_pos)

☒ Connecting ports by name (/wiki/module_name)

☐ **Three modules (/wiki/module_shift)**

☐ Modules and vectors (/wiki/module_shift8)

☐ Adder 1 (/wiki/module_add)

☐ Adder 2 (/wiki/module_fadd)

☐ Carry-select adder (/wiki/module_cseladd)

☐ Adder-subtractor (/wiki/module_addsub)

▶ Procedures

▶ More Verilog Features

▶ Circuits

▶ Verification: Reading Simulations

▶ Verification: Writing Testbenches