8/17/2018 Vector0 - HDLBits

Vector0 O

← 7458**⊘** (/wiki/7458)

vector1 O (/wiki/vector1) →


Vectors are used to group related signals using one name to make it more convenient to manipulate. For example, wire [7:0] w; declares an 8-bit vector named w that is functionally equivalent to having 8 separate wires.

Notice that the *declaration* of a vector places the dimensions *before* the name of the vector, which is unusual compared to C syntax. However, the *part select* has the dimensions *after* the vector name as you would expect.

```
wire [99:0] my_vector;  // Declare a 100-element vector
assign out = my_vector[10]; // Part-select one bit out of the vector
```

Build a circuit that has one 3-bit input, then outputs the same vector, and also splits it into three separate 1-bit outputs. Connect output o0 to the input vector's position 0, o1 to position 1, etc.

In a diagram, a tick mark with a number next to it indicates the width of the vector (or "bus"), rather than drawing a separate line for each bit in the vector.



Module Declaration

```
module top_module (
    input wire [2:0] vec,
    output wire [2:0] outv,
    output wire o2,
    output wire o1,
    output wire o0 );
```

Write your solution here module top_module (2 input wire [2:0] vec, 3 output wire [2:0] outv, output wire o2, 4 5 output wire o1, 6 output wire o0); // Module body starts after module declaration 7 endmodule 8 Submit Submit (new window) Upload a source file... ¥

Solution

Complete problem first to see solution

← 7458 (/wiki/7458)

vector1 ○ (/wiki/vector1) →

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Vector0&oldid=1315 (http://hdlbits.01xz.net/mw/index.php?title=Vector0&oldid=1315)"

Problem Set Contents

- Getting Started
- **▼ Verilog Language**
 - ▶ Basics
 - ▼ Vectors
 - Vectors (/wiki/vector0)
 - O Vectors in more detail (/wiki/vector1)
 - O Vector part select (/wiki/vector2)
 - O Bitwise operators (/wiki/vectorgates)
 - O Four-input gates (/wiki/gates4)
 - O Vector concatenation operator (/wiki/vector3)
 - O Vector reversal 1 (/wiki/vectorr)
 - O Replication operator (/wiki/vector4)
 - O More replication (/wiki/vector5)
 - ▶ Modules: Hierarchy
 - ▶ Procedures

- ▶ More Verilog Features
- ▶ Circuits
- ▶ Verification: Reading Simulations
- ▶ Verification: Writing Testbenches