vectorgates ○ (/wiki/vectorgates) →

A 32-bit vector can be viewed as containing 4 bytes (bits [31:24], [23:16], etc.). Build a circuit that will reverse the *byte* ordering of the 4-byte word.

```
aaaaaaaabbbbbbbbbbbbbbbaaaaaaaa
```

This operation is often used when the endianness (https://en.wikipedia.org/wiki/Endianness) of a piece of data needs to be swapped, for example between little-endian x86 systems and the bigendian formats used in many Internet protocols.

```
Module Declaration

module top_module(
  input [31:0] in,
  output [31:0] out );
```

Hint...

Write your solution here

```
module top_module(
   input [31:0] in,
   output [31:0] out );//

// assign out[31:24] = ...;

endmodule
```

Submit

Submit (new window)

Upload a source file... ¥

vectorgates ○ (/wiki/vectorgates) →

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Vector2&oldid=1031 (http://hdlbits.01xz.net/mw/index.php?title=Vector2&oldid=1031)"

Problem Set Contents

- Getting Started
- **▼ Verilog Language**
 - ▶ Basics
 - ▼ Vectors
 - ✔ Vectors (/wiki/vector0)
 - ♦ Vectors in more detail (/wiki/vector1)
 - Vector part select (/wiki/vector2)
 - O Bitwise operators (/wiki/vectorgates)
 - O Four-input gates (/wiki/gates4)
 - O Vector concatenation operator (/wiki/vector3)
 - O Vector reversal 1 (/wiki/vectorr)
 - O Replication operator (/wiki/vector4)
 - O More replication (/wiki/vector5)
 - ▶ Modules: Hierarchy
 - ▶ Procedures
 - ▶ More Verilog Features
- ▶ Circuits
- ▶ Verification: Reading Simulations
- ▶ Verification: Writing Testbenches