Module name O


← module_pos (/wiki/module_pos)

module_shift ○ (/wiki/module_shift) →

Port in mod_a	Port in top_module
output out1	out1
output out2	out2
input in1	а
input in2	b
input in3	С
input in4	d

You are given the following module:

module mod_a (output out1, output out2, input in1, input in2, input
in3, input in4);



Expected solution length: Around 1 line.

Module Declaration

```
module top_module (
    input a,
    input b,
    input c,
    input d,
    output out1,
    output out2
);
```

Write your solution here module top_module (2 input a, 3 input b, input c, 5 input d, 6 output out1, 7 output out2 8); 10 endmodule 11 Submit Submit (new window) Or upload a file Verilog source: Choose File | module_name.v Upload and simulate

module_shift ○ (/wiki/module_shift) →

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Module_name&oldid=1480 (http://hdlbits.01xz.net/mw/index.php?title=Module_name&oldid=1480)"

Category (/wiki/Special:Categories): Modules (/wiki/Category:Modules)

Problem Set Contents

- Getting Started
- **▼** Verilog Language
 - ▶ Basics
 - Vectors
 - **▼** Modules: Hierarchy

 - ◆ Connecting ports by position (/wiki/module_pos)
 - **○** Connecting ports by name (/wiki/module_name)
 - OThree modules (/wiki/module_shift)
 - O Modules and vectors (/wiki/module_shift8)
 - O Adder 1 (/wiki/module_add)
 - O Adder 2 (/wiki/module_fadd)
 - O Carry-select adder (/wiki/module_cseladd)
 - O Adder-subtractor (/wiki/module_addsub)
 - ▶ Procedures
 - ▶ More Verilog Features
- ▶ Circuits
- ▶ Verification: Reading Simulations
- ▶ Verification: Writing Testbenches