

Module cseladd ○

← module_fadd ● (/wiki/module_fadd)


module_addsub ○ (/wiki/module_addsub) →

One drawback of the ripple carry adder (See previous exercise ● (/wiki/module_add)) is that the delay for an adder to compute the carry out (from the carry-in, in the worst case) is fairly slow, and the second-stage adder cannot begin computing *its* carry-out until the first-stage adder has finished. This makes the adder slow. One improvement is a carry-select adder, shown below. The first-stage adder is the same as before, but we duplicate the second-stage adder, one assuming carry-in=0 and one assuming carry-in=1, then using a fast 2-to-1 multiplexer to select which result happened to be correct.

In this exercise, you are provided with the same module add16 as the previous exercise, which adds two 16-bit numbers with carry-in and produces a carry-out and 16-bit sum. You must instantiate *three* of these to build the carry-select adder, using your own 16-bit 2-to-1 multiplexer.

Connect the modules together as shown in the diagram below. The provided module add16 has the following declaration:

```
module add16 ( input[15:0] a, input[15:0] b, input cin, output[15:0]
sum, output cout );
```



(/wiki/File:Module_cseladd.png)

Module Declaration

```
module top_module(  
    input [31:0] a,  
    input [31:0] b,  
    output [31:0] sum  
);
```


Write your solution here

```
1 module top_module(  
2     input [31:0] a,  
3     input [31:0] b,  
4     output [31:0] sum  
5 );  
6  
7 endmodule  
8
```

Submit

Submit (new window)

Upload a source file... 

[← module_fadd](/wiki/module_fadd)  (/wiki/module_fadd)

module_addsub  (/wiki/module_addsub) [→](#)

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Module_cseladd&oldid=1443
(http://hdlbits.01xz.net/mw/index.php?title=Module_cseladd&oldid=1443)"

Category (/wiki/Special:Categories): **Modules (/wiki/Category:Modules)**

Problem Set Contents

► Getting Started

▼ Verilog Language

► Basics

► Vectors

▼ Modules: Hierarchy

✓ Modules (/wiki/module)

✓ Connecting ports by position (/wiki/module_pos)

✓ Connecting ports by name (/wiki/module_name)

✓ Three modules (/wiki/module_shift)

✓ Modules and vectors (/wiki/module_shift8)

- ☒ Adder 1 (/wiki/module_add)
- ☐ Adder 2 (/wiki/module_fadd)
- ☐ **Carry-select adder (/wiki/module_cseladd)**
- ☐ Adder-subtractor (/wiki/module_addsub)
- ▶ Procedures
- ▶ More Verilog Features
- ▶ Circuits
- ▶ Verification: Reading Simulations
- ▶ Verification: Writing Testbenches