8/27/2018 Wire decl - HDLBits






7458**⊘** (/wiki/7458)**→** 

# **Declaring wires**

The circuits so far have been simple enough that the outputs are simple functions of the inputs. As circuits become more complex, you will need wires to connect internal components together. When you need to use a wire, you should declare it in the body of the module, somewhere before it is first used. (In the future, you will encounter more types of signals and variables that are also declared the same way, but for now, we'll start with a signal of type wire).

## **Example**



In the above module, there are three wires (in, out, and not\_in), two of which are already declared as part of the module's input and output ports (This is why you didn't need to declare any wires in the earlier exercises). The wire not\_in needs to be declared inside the module. It is not visible from


8/27/1818 the module. Then, two NOT gates are created using two assign statements. Note that it doesn't matter which of the NOT gates you create first: You still end up with the same circuit.

# **Practice**

Implement the following circuit. Create two intermediate wires (named anything you want) to connect the AND and OR gates together. Note that the wire that feeds the NOT gate is really wire out, so you do not necessarily need to declare a third wire here. Notice how wires are driven by exactly one source (output of a gate), but can feed multiple inputs.

If you're following the circuit structure in the diagram, you should end up with four assign statements, as there are four signals that need a value assigned.

(Yes, it is possible to create a circuit with the same functionality without the intermediate wires.)



Expected solution length: Around 5 lines.

# Module Declaration `default\_nettype none module top\_module( input a, input b, input c, input d, output out, output out\_n );

# Write your solution here

```
`default_nettype none
  2 module top_module(
  3
         input a,
  4
         input b,
         input c,
  6
         input d,
  7
         output out,
         output out_n );
  9
 10
    endmodule
 11
               Submit (new window)
  Submit
Upload a source file... ¥
```

**Solution** 

Show solution

← xnorgate ② (/wiki/xnorgate)

7458**⊘** (/wiki/7458) →

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Wire\_decl&oldid=1695 (http://hdlbits.01xz.net/mw/index.php?title=Wire\_decl&oldid=1695)"

## **Problem Set Contents**

- Getting Started
- **▼ Verilog Language** 
  - **▼** Basics
    - Simple wire (/wiki/wire)
    - ◆ Four wires (/wiki/wire4)
    - ✓ Inverter (/wiki/notgate)
    - ◆ AND gate (/wiki/andgate)
    - ◆ NOR gate (/wiki/norgate)
    - ▼ XNOR gate (/wiki/xnorgate)
    - Declaring wires (/wiki/wire\_decl)
    - **⊘** 7458 chip (/wiki/7458)
  - Vectors
  - ▶ Modules: Hierarchy
  - ▶ Procedures
  - ▶ More Verilog Features

▶ Circuits

▶ Verification: Reading Simulations

▶ Verification: Writing Testbenches