

# Module name ○

← module\_pos ✔ (/wiki/module\_pos)


module\_shift ○ (/wiki/module\_shift) →

This problem is similar to module ✔ (/wiki/module). You are given a module named `mod_a` that has 2 outputs and 4 inputs, in some order. You must connect the 6 ports *by name* to your top-level module's ports:

Port in <code>mod_a</code>	Port in <code>top_module</code>
output <code>out1</code>	<code>out1</code>
output <code>out2</code>	<code>out2</code>
input <code>in1</code>	<code>a</code>
input <code>in2</code>	<code>b</code>
input <code>in3</code>	<code>c</code>
input <code>in4</code>	<code>d</code>

You are given the following module:

```
module mod_a ( output out1, output out2, input in1, input in2, input in3, input in4 );
```



Expected solution length: Around 1 line.

Module Declaration

```
module top_module (  
    input a,  
    input b,  
    input c,  
    input d,  
    output out1,  
    output out2  
);
```

## Write your solution here

```
1 module top_module (  
2     input a,  
3     input b,  
4     input c,  
5     input d,  
6     output out1,  
7     output out2  
8 );  
9  
10 endmodule  
11
```


Submit

Submit (new window)

## Or upload a file

Verilog source:  module\_name.v

Upload and simulate

[← module\\_pos](#)  (/wiki/module\_pos)

module\_shift  (/wiki/module\_shift) [→](#)

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Module\_name&oldid=1480"  
(http://hdlbits.01xz.net/mw/index.php?title=Module\_name&oldid=1480)"

Category (/wiki/Special:Categories): **Modules** (/wiki/Category:Modules)

## Problem Set Contents

- ▶ Getting Started

- ▼ **Verilog Language**

- ▶ Basics

- ▶ Vectors

- ▼ **Modules: Hierarchy**

- ☒ Modules ([/wiki/module](#))

- ☒ Connecting ports by position ([/wiki/module\\_pos](#))

- ☐ **Connecting ports by name ([/wiki/module\\_name](#))**

- ☐ Three modules ([/wiki/module\\_shift](#))

- ☐ Modules and vectors ([/wiki/module\\_shift8](#))

- ☐ Adder 1 ([/wiki/module\\_add](#))

- ☐ Adder 2 ([/wiki/module\\_fadd](#))

- ☐ Carry-select adder ([/wiki/module\\_cseladd](#))

- ☐ Adder-subtractor ([/wiki/module\\_addsub](#))

- ▶ Procedures

- ▶ More Verilog Features

- ▶ Circuits

- ▶ Verification: Reading Simulations

- ▶ Verification: Writing Testbenches