vectorr (/wiki/vectorr) →

Part selection (/wiki/Vector1) was used to select portions of a vector. The concatenation operator {a, b, c} is used to create larger vectors by concatenating smaller portions of a vector together.


```
{3'b111, 3'b000} => 6'b111000
{1'b1, 1'b0, 3'b101} => 5'b10101
{4'ha, 4'd10} => 8'b10101010 // 4'ha and 4'd10 are both 4'b1010 in binary
```

Concatenation needs to know the width of every component (or how would you know the length of the result?). Thus, $\{1, 2, 3\}$ is illegal and results in the error message: unsized constants are not allowed in concatenations.

The concatenation operator can be used on both the left and right sides of assignments.

A Bit of Practice

Given several input vectors, concatenate them together then split them up into several output vectors. There are six 5-bit input vectors: a, b, c, d, e, and f, for a total of 30 bits of input. There are four 8-bit output vectors: w, x, y, and z, for 32 bits of output. The output should be a concatenation of the input vectors followed by two 1 bits:



Module Declaration

```
module top_module (
input [4:0] a, b, c, d, e, f,
output [7:0] w, x, y, z );
```

Write your solution here

```
module top_module (
    input [4:0] a, b, c, d, e, f,
    output [7:0] w, x, y, z );//

// assign { ... } = { ... };

endmodule
```

Submit

Submit (new window)

Upload a source file... ¥

← gates4 (/wiki/gates4)

vectorr (/wiki/vectorr) →

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Vector3&oldid=1036 (http://hdlbits.01xz.net/mw/index.php?title=Vector3&oldid=1036)"

Problem Set Contents

- Getting Started
- ▼ Verilog Language
 - **▶** Basics
 - ▼ Vectors
 - ✔ Vectors (/wiki/vector0)
 - ✔ Vectors in more detail (/wiki/vector1)
 - ✔ Vector part select (/wiki/vector2)
 - ◆ Bitwise operators (/wiki/vectorgates)
 - ◆ Four-input gates (/wiki/gates4)
 - Vector concatenation operator (/wiki/vector3)
 - O Vector reversal 1 (/wiki/vectorr)
 - O Replication operator (/wiki/vector4)
 - O More replication (/wiki/vector5)

- ▶ Modules: Hierarchy
- ▶ Procedures
- ▶ More Verilog Features
- ▶ Circuits
- ▶ Verification: Reading Simulations
- ▶ Verification: Writing Testbenches