vector5○ (/wiki/vector5) →

The concatenation operator (/wiki/Vector3) allowed concatenating together vectors to form a larger vector. But sometimes you want the same thing concatenated together many times, and it is still tedious to do something like assign $a = \{b, b, b, b, b, b, b\}$;. The replication operator allows repeating a vector and concatenating them together:

```
{num{vector}}
```

This replicates vector by num times. num must be a constant. Both sets of braces are required.

Examples:

A Bit of Practice

One common place to see a replication operator is when sign-extending a smaller number to a larger one, while preserving its signed value. This is done by replicating the sign bit (the most significant bit) of the smaller number to the left. For example, sign-extending 4 ' b**0**101 (5) to 8 bits results in 8 ' b**0000**0101 (5), while sign-extending 4 ' b**1**101 (-3) to 8 bits results in 8 ' b**1111**1101 (-3).

Build a circuit that sign-extends an 8-bit number to 32 bits. This requires a concatenation of 24 copies of the sign bit (i.e., replicate bit[7] 24 times) followed by the 8-bit number itself.

Module Declaration

```
module top_module (
   input [7:0] in,
   output [31:0] out );
```

Write your solution here

```
module top_module (
   input [7:0] in,
   output [31:0] out );//

// assign out = { replicate-sign-bit , the-input };

endmodule
```



Solution

Complete problem first to see solution

vectorr
 (/wiki/vectorr)

vector5○ (/wiki/vector5) →

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Vector4&oldid=1429 (http://hdlbits.01xz.net/mw/index.php?title=Vector4&oldid=1429)"

Problem Set Contents

- Getting Started
- ▼ Verilog Language
 - ▶ Basics
 - ▼ Vectors
 - ✔ Vectors (/wiki/vector0)
 - ♦ Vectors in more detail (/wiki/vector1)
 - ▼ Vector part select (/wiki/vector2)

 - ◆ Four-input gates (/wiki/gates4)
 - ♦ Vector concatenation operator (/wiki/vector3)
 - ✔ Vector reversal 1 (/wiki/vectorr)
 - Replication operator (/wiki/vector4)
 - O More replication (/wiki/vector5)
 - ▶ Modules: Hierarchy
 - ▶ Procedures
 - ▶ More Verilog Features
- ▶ Circuits
- ▶ Verification: Reading Simulations
- ▶ Verification: Writing Testbenches