

DIGITAL CONTROL OF POWER ELECTRONIC CIRCUITS

C1 - Slot

Tentative

F28379D

TI Launch Pad


End Sem Theory - 30

End Sem Lab - 20

Midsem Theory - 20


Lab Session - 20

Theory Assignment - 10



one class missed


Analog



Digital

inside the processor
digital & discrete

Modulator is behaving as an DAC.
it gives continuous, digital signal




for DSP
It will be integrated within the chip

FPGA
we need to add all those peripherals
the code is hardware

of Control loop (Approx)

Can take ip of 0-3.3V
give op of 0-3.3V
So we ensure that the sensor op is scaled down to 3.3V.




will this affect the values of control loop because we decide to design based on

K_p, K_i values should be changed.
leads to reduction of phase margin
due to sampling

ADC → Sampling
 ↳ values @ diff time
 ↳ Quantisation


we can just scale it up in the code to the designed values.
 Buck of voltage before step down to 3.3V.
 (back to buck voltage from 3.3V)

introduces non linear effects
 ↳ Amplitude Quant } rounded to the nearest level
 ↳ Time Quant } depends on resolution




We have to consider all the effects of Digital control (ADC, sensors---etc) while designing Control loop.

Analog PWM





here the variations in V_c is reflected instantaneously, so they are accounted

Digital PWM (essentially a counter)



Since 100kHz, the disturbance is only updated once in $\frac{1}{100k}$ s. so there is another delay in the control loop.







Switching Frequency choice

$\left\{ \begin{array}{l} \rightarrow \text{the instance of Sampling} \\ \rightarrow \text{no of Samples per cycle} \end{array} \right\}$ matters

The buck converter has output ripple.

only if we sample @ peak we miss peak.



we need to eliminate the ripple because it will affect the control loop design

we can eliminate by sample @ f_s so that we get a DC value

But to get the DC value we need to sample at the midpoint of the signal.


ie we need to sample @ midpoint of rising or falling slope. But finding midpoint is difficult.

But we know duty ratio





So we can sample @ midpoint of on time or off time which will correspond to the mid of switching.

Analog Control loop




Uncompensated loop gain = $G(s) G_m(s) H(s)$



we need to to get ↑ this desired shape
so our $G_c(s)$ should be such that we need to
get the desired shape.

Digital Control loop




Value of $G_c(s)$ found in analog has to be redesigned because new components

$t_{cd} \rightarrow$ delay \Rightarrow can be represented as e^{-st}

\downarrow
phase plot has a decreasing slope

So @ higher frequencies phase margin reduces
might be in verge of instability




So when we directly apply analog design the op will have Sustained oscillations or even Shootup.

PEC \rightarrow Non Linear time variant System

How come we use TF?

\rightarrow we can linearise the system

we can make it time invariant by writing 2 sets of equations (for on & off) and average it \rightarrow gives non linear time invariant



we can take it if op is around a small band then we can assume within that band, it is linear

↓
to implement the $G_c(s)$ in code

we need TF to be in time domain

generally it will look like

$$V_c[n] = V_c[n-1] + a e[n] + b e[n-1]$$


So we use Z transform, and we convert
to Z-domain and get difference equation.

difference between fixed point vs floating point representation

Fixed no of
digits after
decimal



↳ Variable no of
digits after decimal



4 ADC
↳ 4 channels
each

So we can sample
16 signals.

but only 4 signals
at once can be sampled

MODULE - II

- * System Variable \rightarrow Controlled Variable (duty cycle, Switching Sequence)
- * Control Variable $\xrightarrow{\text{Controls}}$ usually one variable

Consider DC-DC Converter

\rightarrow freq components of V_o \rightarrow DC
 $\rightarrow f_s$
 \rightarrow multiples of f_s

When there is a small disturbance
there will also be a low freq
component for a while


\rightarrow The time it takes
to settle to SS
is called settling time

Our Consideration

* Stability \rightarrow poles \rightarrow LH side

or +ve GM & PM

* Steady State error \rightarrow



\rightarrow allow our DC
to pass through


* Transient Response \rightarrow

\rightarrow we use compensator


Standard test inputs \rightarrow They are extreme conditions to
test our converters so that
it works properly,

Usually only Step is used to
test


There may be 3 possible outcomes



(a) Stable



(b) Sustained Oscillation



(c) Unstable

* In root locus, poles on RHS will result in e^t (exponentially increasing) so it will cause instability. So when poles are in LHS e^{-t} (exponentially decaying) so it will die down so it is stable.

* In bode, we saw gain & phase margin is positive for stability.

* we have a -ve feedback system

* We calculate g_m & P_m @ phase & gain crossover freq.

* If it goes below, i.e. magnitude becomes -ve, so the -ve feedback becomes +ve so it will amplify the error.

Systems that have right half zeros are called non-minimum phase system.

In boost converter first energy is stored in inductor, then after that transferred to load


eg boost converter buckboost converter

Bode plot


① K



② $\frac{1}{s}$




③ s




$$\frac{1}{s+a}$$

$$= \frac{1}{a(1+\frac{s}{a})}$$





5

$$\frac{1}{s-a}$$





6

$$s+a$$




uncompensated loop gain = $G(s)H(s) = G_1(s)$
Compensated loop gain = $G_c(s)G(s)H(s) = G_2(s)$

Say,




We need to design $G_c(s)$ such that the bode plot becomes like that

We can place poles and Zeros to get the desired shape.




Ideally we need infinite gain to make the error 0.
So that more effort is put in the corrective action



time response to unit step inputs

The SSE is 0 because we have high dc gain




when we shift it down the response becomes slower

The blue curve is filtering more frequency,


The DC gain is anyway ∞ @ 0. So it affects the BW.

The BW is low so response has become slower.


So to improve the transient response, we can add a Zero in the High frequency region.




Still the HF is getting attenuated but not to the extent of before



To remove high frequency noise, we can put a pole somewhere further



To get even faster response, we can add another zero.




So in conclusion,

- * SS response is affected by DC gain
- * TS response is affected by B.W.


* P, PI, ... lag, lead -- are all linear controllers.

To track fast changing waves like high frequency sine we need non linear controllers.

Modelling of Converter



DT_s




$$V_g(t) = L \frac{di_L(t)}{dt} \quad \text{--- (1)}$$

$$i_C(t) = -\frac{V_o(t)}{R}$$

$$C \frac{dV_o}{dt} = -\frac{V_o(t)}{R} \quad \text{--- (2)}$$

$(1-D)T_s$



$$V_o(t) = L \frac{di_L(t)}{dt} \quad \text{--- (3)}$$

$$C \frac{dV_o}{dt} = \frac{-V_o}{R} - i_L(t) \quad \text{--- (4)}$$

Now we average them to reduce to 1 set of eqn.

$$\left[\textcircled{1} \times DT_s + \textcircled{2} \times (1-D)T_s \right] \div T_s$$

$$\frac{V_g(t) DT_s + V_o(t) (1-D)T_s}{T_s} = DT_s \frac{L di_L(t)}{dt} + (1-D)T_s \frac{L di_L(t)}{dt}$$

$D \rightarrow$ also function of time

$$D \rightarrow D(t)$$

$$d(t) V_g(t) + (1-d(t)) V_o(t) = d(t) L \frac{di_L(t)}{dt} + (1-d(t)) \frac{L di_L(t)}{dt}$$

$$d(t) V_g(t) + (1-d(t)) V_o(t) = L \frac{di_L(t)}{dt} \quad \text{--- (5)}$$

111

$$\left[\textcircled{2} d(t) I_s + \textcircled{4} (1-d(t)) \bar{I}_s \right] = \bar{I}_s$$

$$d(t) C \frac{dv_o(t)}{dt} + [1-d(t)] C \frac{dv_o(t)}{dt} = \frac{-V_o(t)}{R} d(t) - (1-d(t)) \frac{V_o(t)}{R} - (1-d(t)) i_L(t)$$

$$C \frac{dv_o(t)}{dt} = \frac{-V_o(t)}{R} - (1-d(t)) i_L(t) \quad \text{--- (6)}$$

the dynamics of
 $\textcircled{5} \wedge \textcircled{6} \Rightarrow$ has averaged ~ 2 modes of ckt
called as "Time averaged model" So we have mode at time interval in one switching cycle

But still is non-linear

\downarrow done by linearization.

↓
* Consider a small operating region.

* We can assume it is linear in a small region around the operating point.

So the controller will be able to handle only small variations within the eqn we will derive will become invalid.

This is called 'Small Signal model'


const \nearrow Small change Δd

$$d(t) = D + \hat{d}$$

$$V_g(t) = V_g + \hat{V}_g$$

$$V_o(t) = V_o + \hat{V}_o$$

$$I_L(t) = I_L + \hat{I}_L$$



$$\therefore \textcircled{5} \Rightarrow L \frac{d}{dt} (I_L + \hat{I}_L) = (D + \hat{d})(V_g + \hat{V}_g) + (1 - D - \hat{d})(V_o + \hat{V}_o)$$

$$L \frac{d}{dt} I_L + L \frac{d}{dt} \hat{I}_L = DV_g + D\hat{V}_g + \hat{d}V_g + \hat{d}\hat{V}_g + V_o - DV_o - \hat{d}V_o + \hat{V}_o - D\hat{V}_o - \hat{d}\hat{V}_o$$

$$= DV_g + V_o - DV_o + D\hat{V}_g + \hat{d}V_g - \hat{d}V_o - V_o D + \hat{V}_o + \hat{d}\hat{V}_g - \hat{d}\hat{V}_o$$

$\stackrel{=0}{\Rightarrow}$

$$L \left(\frac{dI_L}{dt} + \frac{d\hat{I}_L}{dt} \right) = \underbrace{\left[DV_g + (1-D)V_o \right]}_{\text{DC terms}} + \underbrace{\left[D\hat{V}_g + (1-D)\hat{V}_o + (V_g - V_o)\hat{d} \right]}_{\substack{\text{1st order} \\ \text{AC terms}}} + \underbrace{\left[\hat{d}(\hat{V}_g - \hat{V}_o) \right]}_{\substack{\text{2nd order} \\ \text{AC terms}}}$$

↓
Can be neglected

because very small.

$$\therefore L \frac{d\hat{i}_L}{dt} = D\hat{v}_g + (1-D)\hat{v}_o + (v_g - v_o)\hat{d} \quad \text{--- (7)}$$

$$\textcircled{6} \Rightarrow C \frac{d(V_o + \hat{v}_o)}{dt} = -\frac{V_o}{R} - \frac{\hat{v}_o}{R} - (1-D-\hat{d})(I_L + \hat{i}_L)$$

$$\begin{aligned} C \frac{dV_o}{dt} + C \frac{d\hat{v}_o}{dt} &= -\frac{V_o}{R} - \frac{\hat{v}_o}{R} - I_L - \hat{i}_L + DI_L + D\hat{i}_L \\ &\quad + \hat{d}I_L + \hat{d}\hat{i}_L \\ &= -\frac{V_o}{R} - I_L + DI_L - \frac{\hat{v}_o}{R} - \hat{i}_L + D\hat{i}_L + \hat{d}I_L \\ &\quad + \hat{d}\hat{i}_L \end{aligned}$$

$$C \left(\frac{dV_o}{dt} + \frac{d\hat{v}_o}{dt} \right) = \underbrace{\left[-(1-D)I_L - \frac{V_o}{R} \right]}_{\substack{\text{DC term} \\ = 0}} + \underbrace{\left[-(1-D)\hat{i}_L - \frac{\hat{v}_o}{R} + I_L\hat{d} \right]}_{\substack{\text{2nd order} \\ \text{term} \\ \text{neglected} \\ \text{because small}}} + \hat{d}\hat{i}_L$$

Amp-sec balance.

$$\therefore C \frac{d\hat{v}_o}{dt} = -(1-D)\hat{i}_L - \frac{\hat{v}_o}{R} + I_L\hat{d} \quad \text{--- (8)}$$

⑦ + ⑧ → Small Signal forms.

we are using \hat{d} to control v_o . So we need the transfer function

$$\left. \frac{\hat{v}_o(s)}{\hat{d}(s)} \right|_{v_g(s)=0}$$

Laplace ⑦ & ⑧

$$\textcircled{7} \Rightarrow L S \hat{I}_L(s) = 0 + (1-D) \hat{V}_o(s) + (V_g - V_o) \hat{D}(s)$$

$$(1-D) \hat{V}_o(s) = L S \hat{I}_L(s) - (V_g - V_o) \hat{D}(s)$$

$$\textcircled{8} \Rightarrow C S \hat{V}_o(s) = (1-D) \hat{I}_L(s) - \frac{\hat{V}_o(s)}{R} - I_L \hat{D}(s)$$


$$\left(CS + \frac{1}{R}\right) \hat{V}_o(s) = (1-D) \hat{I}_L(s) - I_L \hat{D}(s)$$

$$\hat{I}_L(s) = \frac{\left(CS + \frac{1}{R}\right) \hat{V}_o(s) + I_L \hat{D}(s)}{CS + 1/R}$$

$I_L \rightarrow$ in terms of I_o
 $I_o = \frac{V_o}{R}$

$$G_{V_d}(s) = \frac{\hat{V}_o(s)}{\hat{d}(s)} = \underbrace{G_{d0} \left(1 - \frac{s}{\omega^2}\right)}_{1 + \frac{s}{Q\omega_0} + \frac{s^2}{\omega_0^2}}$$

	G_{d0}	ω_0	Q	ω_z
Buck	V_o/D	$1/\sqrt{LC}$	$R\sqrt{\frac{C}{L}}$	∞
Boost	$V_o/(1-D)$	$\frac{1-D}{\sqrt{LC}}$	$(1-D)R\sqrt{\frac{C}{L}}$	$(1-D)^2 \frac{R}{L}$
Buck-Boost	$\frac{V_o}{D(1-D)}$	$\frac{(1-D)}{\sqrt{LC}}$	$(1-D)R\sqrt{\frac{C}{L}}$	$\frac{(1-D)^2 R}{DL}$



There are 2 approaches to closed loop control

① We can take the small signal value, i.e. deviation from average value. and find \hat{d} which is change in duty - So we need to add $D + \hat{d}$ and give to converter - And while sensing v_o we need to extract \hat{v}_o from the signal by subtracting with average value.

② We can directly sense the $v_o(t)$ and compute $d(t)$.



i.e) * in ① we are trying to make \hat{v}_o zero

* in ② we are trying to make $v(t)$ equal to average value

\hat{v}_o is very small.



The time taken by integrator to settle bigger number is more.

So ② will have sluggish response



$$a \neq b$$

but due to closed loop eventually $a \rightarrow b$ due to closed loop feedback.



$$V_m \propto T_s$$

$$V_{cont} \propto \frac{1}{dt_s} T_s$$

$$\frac{V_m}{V_{cont}} = \frac{T_s}{\frac{1}{dt_s} T_s}$$



$$dt(t) = \frac{V_{cont}(t)}{V_m}$$

$$\Rightarrow \frac{d(t)}{V_{cont}(t)} = \frac{1}{V_m}$$

Lab - Session 1

① Lag compensator \rightarrow PI

② Lag lead compensator \rightarrow PID




$$G(s) = G_0 \left(1 + \frac{\omega_L}{s}\right) \left(1 + \frac{s}{\omega_Z}\right)$$

$$\frac{\left(1 + \frac{s}{\omega_{P1}}\right) \left(1 + \frac{s}{\omega_{P2}}\right)}{\left(1 + \frac{s}{\omega_{P1}}\right) \left(1 + \frac{s}{\omega_{P2}}\right)}$$

Buck Converter

$$\left. \begin{array}{l} V_g = 28V \\ V_o = 15V \\ I_o = 5A \\ R = 3\Omega \end{array} \right\} \begin{array}{l} V_{ref} = 5V \\ V_{in} = 4V \end{array}$$



$$H(s) = \frac{5}{15} = \frac{1}{3}$$

$$G_m(s) = \frac{1}{V_m} = \frac{1}{4}$$

$$G_{V_d}(s) = \frac{\hat{V}_o(s)}{\hat{d}(s)} = \frac{G_{dco} \left(1 - \frac{s}{\omega_z} \right)}{1 + \frac{s}{Q\omega_o} + \frac{s^2}{\omega_o^2}}$$

$$G_{dco} = \frac{V_o}{D} = \frac{15}{0.5357} = 28$$

$$Q = R \sqrt{\frac{C}{L}} = 3 \sqrt{\frac{500 \times 10^{-6}}{50 \times 10^{-6}}}$$

$$G_{V_d}(s) = \frac{28 \left(1 - \frac{s}{\omega} \right)}{1 + \frac{s}{9.4868(6324.555)} + \frac{s^2}{(6324.555)^2}} = 9.4868$$

$$\omega_o = \frac{1}{\sqrt{LC}} = 6324.555$$

$$= \frac{28}{2.5 \times 10^{-8} s^2 + 1.6 \times 10^{-5} s + 1}$$

Uncompensated loop gain = $G_{va}(s) G_m(s) H(s)$

$$= \frac{2.33}{2.5 \times 10^{-8} s^2 + 1.6 \times 10^{-5} s + 1}$$


Desired B.W = 10 kHz

PM = 60°

DC gain = ∞

P.D
↑

Compensated TF = $T_c(s) = T_o(s) \underbrace{G_c(s)}$



	Tuned
Kp	9.7454
Ki	36071.3877
Kd	0.00065823
Tf	n/a

PID =

$$K_p + K_i * \frac{1}{s} + K_d * s$$

with $K_p = 9.75$, $K_i = 3.61e+04$, $K_d = 0.000658$

Now convert the $G_c(s)$ to $G_c(z)$

- Forward Euler Method
- Backward Euler Method
- Tustin Method

(bilinear transformation)

$$s = \frac{2}{T_s} \left(\frac{z-1}{z+1} \right)$$

$$\therefore G_c(s) = 9.75 + \frac{36071.3877}{s} + 0.00065823 s$$

$$= 9.75 + \frac{36071.3877}{2(100 \times 10^3) \left(\frac{z-1}{z+1} \right)} + 0.00065823 \cdot 2(100 \times 10^3) \left(\frac{z-1}{z+1} \right)$$

$\frac{C(z)}{D(z)}$
matlab
function

$$= 9.75 + 0.18035 \left(\frac{Z+1}{Z-1} \right) + 131.646 \frac{Z-1}{Z+1}$$

$$= \frac{(Z-1)(Z+1) + 0.18035 (Z+1)^2 + 131.646 (Z-1)^2}{(Z+1)(Z-1)}$$

$$= 9.75 Z^2 - 9.75 + 0.18035 Z^2 + 0.18035 + 0.3607 Z + 131.646 Z^2 + 131.646 - 263.292 Z$$

$$= 142.57635 Z^2 + -262.9313 + \underline{120}$$

Backward Euler	Forward Euler	Tustin (Bilinear Transform)
$S = \frac{Z-1}{Z T_{\text{sample}}}$	$S = \frac{Z-1}{T_{\text{sample}}}$	$S = \frac{2}{T_{\text{sample}}} \left(\frac{Z-1}{Z+1} \right)$

Backward Euler

$$G_c(s) = 9.75 + \frac{36071.3877}{s} + 0.00065823 s$$

$$= 9.75 + \frac{36071.3877}{(z-1) 100 \times 10^3} + \frac{0.00065823 (z-1) 100 \times 10^3}{z}$$

$$= 9.75 + \frac{0.36071 z}{(z-1)} + \frac{65.823 (z-1)}{z}$$

$$= 9.75 (z-1) z + 0.36071 z^2 + 65.823 (z-1)^2 / (z-1) z$$

$$= \frac{9.75 z^2 - 9.75 z + 0.36071 z^2 + 65.823 z^2 + 65.823 - 131.646 z}{z(z-1)}$$

$$= \frac{75.93371 z^2 - 141.396 z + 65.823}{z^2 - z}$$

Forward Euler

$$G_c(s) = 9.75 + \frac{36071.3877}{s} + 0.00065823 s$$

$$= 9.75 + \frac{36071.3877}{(z-1) 100 \times 10^3} + 0.00065823 (z-1) 100 \times 10^3$$

$$= 9.75 + \frac{0.36071}{z-1} + 65.823 (z-1)$$

$$= \frac{9.75 \check{Z} - 9.75 + 0.36071 + 65.823 \check{Z}^2 + 65.823 - 131.646Z}{Z-1}$$

$$= \frac{65.823 \check{Z}^2 - 121.896 Z + 53.43371}{Z-1}$$

Try for diff frequencies,

from tuning we got,

$$\frac{15Z^2 - 26Z + 12}{Z^2 - 1} = \frac{Y(Z)}{X(Z)}$$

$$T_{\text{sample}} = 10 \mu\text{s}$$

Taken inverse,

$$\frac{15 - 26Z^{-1} + 12Z^{-2}}{1 - Z^{-2}} = \frac{Y(Z)}{X(Z)}$$

$$15 X(Z) - 26Z^{-1} X(Z) + 12Z^{-2} X(Z) = Y(Z) - Z^{-2} Y(Z)$$

$$15 x(n) - 26x(n-1) + 12x(n-2) = y(n) - y(n-2)$$


$x \rightarrow \text{error}$ $x(n) \rightarrow \text{present error}$ $x(n-1), (n-2) \rightarrow \text{past errors}$	$y = \text{Duty ratio}$ $\left(\begin{array}{c} \text{Compensator} \\ \text{duty} \end{array} \right)^{\text{op}}$
---	--

$$y(n) = 15x(n) - 26x(n-1) + 12x(n-2) + y(n-2)$$

ie) $d(n) = 15e(n) - 26e(n-1) + 12e(n-2) + d(n-2)$


↓
this expression to be
implemented in dsp.

Forward Euler




$n \rightarrow n+1$
Rectangle

Backward Euler




$n+1 \rightarrow n$
Rectangle

Tustin



$n \leftrightarrow n+1$
Straight line
joining
 \Rightarrow Trapezoid

→ XX — XX — MIDSENI EXAM — XX — XX —



$$\frac{1}{2\pi RC} \rightarrow \text{cutoff frequency}$$

Sampling freq should be higher than this


If phase margin is not correct

↳ cause oscillatory behaviours.

Because we have not considered parasitic elements, delays in APC, Sensor

So to get the actual block plot we can use a network analyser.

delays : APC delay
Sensor delay
Computational delay
DPWM delay



Delay is represented as transportation delay

Can be modelled as e^{-sT_d}

$$e^{-st_d}$$

Magnitude
1

phase
 $= -\omega t_d$

$$(e^{-j\theta} = \cos\theta - j\sin\theta$$

$$|e^{-j\theta}| = 1$$

$$\angle e^{-j\theta} = \tan^{-1}(\tan\theta) = -\theta$$

So magnitude is not affected by the delay but phase is decreasing linearly, which decreases the phase margin.

also $f \propto$ phase
(ω)

So higher switching frequency will also decrease the phase

There are the causes for oscillations.

SiC
GaN
MOSFETs
↓
Capable of
MHz \leftarrow high frequency
switching with
lower switching loss

Si MOSFETs also
can switch fast
but switching loss
is very high




@ What time we need to sample?

If we want the average value of inductor current, it will occur @ the middle of duty $\left(\frac{dT_s}{2}\right)$.

So if we use up down counter we can sample @ TBPRD to get midpoint (in ①)

(in ② @ 0 to get midpoint)



- (i) PWM module
- $T_{sw} \rightarrow TBPRD$
 - UP/Down/Up-Down
 - Actions qualifier


- (ii) ADC Module
- Signal to be sampled
 - T_{samp}
 - Configure instant of sampling.

- ① V_{ref} Value
- ② Compensated difference equation
- ③ Sampling rate
- ④ (i) PWM module
(ii) ADC module.

Code Structure


- Initialize System Control
- Configure PWM, ADC module
- Implement Compensator
 - ↳ Inside while {1}
- Computed 'd' is given to PWM module's CMP register.

S-plane



Z-plane

map
→




* The infinite jw is mapped to unit circle
of length 2π ($2\pi r = 2\pi(1) = 2\pi$)

* So mapping is not linear


* That's the reason for deviation in the bode
plot before and after transformation

Notch filter → rejects a single frequency,



↳ Used to attenuate specific frequency.

* When mapping due to deviation, the filter frequency may deviate. So the desired frequency won't be filtered out



* This is called frequency warping.

* To avoid this we can use frequency prewarping

↳ It may not be required for PI, or LPF (basically simple filters).

Frequency Prewarping

↳ while doing transformations, we will make sure @ certain frequencies the digital & analog match exactly.

These frequencies are called "critical frequency"

$$S = \frac{2}{T} \frac{Z-1}{Z+1} \rightarrow \text{Tustin} \quad \text{①}$$

W.K.T

$$S = j\omega_a$$

$\omega_a \rightarrow$ analog freq

$$Z = e^{j\omega_d T}$$

$\omega_d \rightarrow$ digital freq

Sub in ①

$$S = \frac{2}{T} \left(\frac{1 - \bar{z}^{-1}}{1 + \bar{z}^{-1}} \right)$$

$$j\omega_a = \frac{2}{T} \left(\frac{1 - e^{-j\omega_d T}}{1 + e^{-j\omega_d T}} \right)$$

$$= \frac{2}{T} \frac{e^{\frac{-j\omega_d T}{2}} \left(e^{j\omega_d T/2} - e^{-j\omega_d T/2} \right)}{e^{-j\omega_d T/2} \left(e^{j\omega_d T/2} + e^{-j\omega_d T/2} \right)}$$

$$= \frac{2}{T} \frac{e^{j\omega_d T/2} - e^{-j\omega_d T/2}}{e^{j\omega_d T/2} + e^{-j\omega_d T/2}}$$

$$\begin{cases} \cos \theta = \frac{e^{j\theta} + e^{-j\theta}}{2} \\ \sin \theta = \frac{e^{j\theta} - e^{-j\theta}}{2j} \end{cases}$$

$$j\omega_a = \frac{2}{T} \frac{2j \sin \frac{\omega_d T}{2}}{2 \cos \frac{\omega_d T}{2}}$$

$T \rightarrow$ Sampling Frequency

$$\boxed{\omega_a = \frac{2}{T} \tan \left(\frac{\omega_d T}{2} \right)}$$

\hookrightarrow plot ω_a vs ω_d

$\omega_{a0} \rightarrow$ critical frequency of interest.

(which we need to preserve in z domain)

$$\omega_{a0} = K \frac{2}{T} \tan \left(\frac{\omega_{d0} T}{2} \right)$$

$$\text{scaling factor} \leftarrow (K) = \frac{\omega_{co} \frac{T}{2}}{\tan\left(\frac{\omega_{co} T}{2}\right)}$$

Such that atleast


@ Cuttial frequency, it is same in both domains


$$S = K \frac{Z}{T} \left(\frac{Z-1}{Z+1} \right)$$

$$S = \frac{\omega_{co}}{\tan\left(\frac{\omega_{co} T}{2}\right)} \left(\frac{Z-1}{Z+1} \right)$$

Frequency warped bilinear transformation

ADC






Sampler

Quantizer

Conversion delay (also additional delay due to using multiple channels to sample multiple signals)



$$\text{ADC Resolution} = q_v = \frac{V_{FS}}{2^n}$$

Smallest change

the ADC can sense & convert

??

$n \rightarrow$ no of bits of ADC



$$V_{FS} = 3V$$

10 bit ADC


$$q_v = \frac{3}{2^{10}}$$

$$q_v = 2.92 \text{ mV}$$

Smallest change the ADC can sense

Quantization


- Amplitude Quantization \rightarrow leads to non-linear effects
- Time Quantization \rightarrow leads to delay



The Sampled value may be anything by doing quantization it is rounded off to the nearest multiple of q_v .

Sampling

In digital control, always try to avoid sampling @ the switching instance.




$$2.92 \times 5 = 14.6$$

If the Sampled value is

$$14.4$$

It is rounded to 14.5




The Switch should be closed for sufficient time to the Capacitor to charge upto the sample value


↳ This can be set with Acquisition register in ADC module

DPWM Module

* n -bit DPWM



16-bit
↓
in TMS



TBPRD register \rightarrow no of steps in carrier

$T_{CLK} \rightarrow$ not same as system clk

\rightarrow in Type 4 ePWM (current generation)

\rightarrow the freq is divided by 2

i.e. $T_{CLK} = 100 \text{ MHz}$

duty Resolution = $\frac{T_{CLK}}{T_{PWM}} \rightarrow$ minimum time frame.

$$= \frac{T_{CLK}}{N \times T_{CLK}}$$

$N \rightarrow$ no of count/step

$$= \frac{1}{N}$$


$$= \frac{1}{2^n}$$

Say, $f_{PWM} = 1 \text{ kHz}$; $T_{PWM} = \frac{1}{f_{PWM}}$

$$T_{PWM} = \frac{T_{CLK} \times TBPRD}{(\text{CLK DIV} \times \text{HS PCLK}) \rightarrow \text{check.}}$$

prescalars.

↳ in up-down counter



$$\frac{T_{PWM}}{2} = T_{CLK} \times TBPRD$$

Delays → Significant effect on higher switching frequency.
 ↳ Cause reductions in gain margin.


Converters (50 kHz & above)

in digital control,

- ① Sense the System Variables
- ② Signal Conditioning of Sensed Variables
- ③ ADC
 - (i) Sampling
 - (ii) Conversion (quantization)
 - (iii) Store in register

DSP ←


- ④ Compensator evaluation (difference eqn computation)
- ⑤ Compare $d[n]$ with counter in DPWM.
- ⑥ Pulse to Gate driver




Assumption

- ① DC-DC Converter in CCM
- ② Voltage Mode Control
- ③ Consider all possible non idealities in DSP implementation
- ④ $T_{\text{samp}} = T_s$
- ⑤ Up-down counter for DPWM
- ⑥ Load the CMP register only when counter becomes 0
ie no intermediate loading
The value is loaded only after the switching cycle.

⑦





Total delay = Control delay + Modulation delay.


Uncompensated TF = $G_{vd}(s) G_m(s) H(s)$

$G_m = \frac{1}{V_m} e^{-st_m}$

Sensor $\rightarrow H_g e^{-t_{se}}$
 Sensor gain $\rightarrow H_g$ Sensor delay $\rightarrow e^{-t_{se}}$

we need to add control delay
 e^{-st_c}

Modulation Delay (DPWM)



Trailing edge modulation

$$t_m = DT_s$$

Leading edge modulation

$$t_m = (1-D)T_s$$

Model:

Trailing edge: $e^{-j\omega DT_s}$

Leading edge: $e^{-j\omega(1-D)T_s}$

\therefore The DPWM model

Trailing edge:

$$\frac{e^{-j\omega DT_s}}{\text{Peak of carrier}}$$

Leading edge:

$$\frac{e^{-j\omega(1-D)T_s}}{\text{Peak of carrier}}$$

Updown Counter:

gives less problems.
No duty dependence.

$$\simeq \frac{e^{-j\omega T_s/2}}{\text{Peak}} \quad (\text{approx})$$

∴ The uncompensated loop gain

$$= G_{vd}(s) H(s) \frac{1}{V_m} e^{-st_s} e^{-st_m} e^{-st_c}$$

Taylor Series: $e^{-x} = 1 - x + \frac{x^2}{2} - \frac{x^3}{3!} + \dots$

Pade's approx: $e^{-x} = \frac{2-x}{2+x}$

↳ used in
control applications

Sometimes, rarely, the uncompensated loop gain itself we may get the required characteristics. In that case we just close the loop and put a unity gain ($K_p=1$) compensator.

Say, $V_{in} = 100V$

$$V_o = 10 - 500V$$

for which V_o will we design the Compensator?

→ We need to design for the worst case

Condition

↳ design for both,

$$10V \rightarrow G_1 C_1$$

$$500V \rightarrow G_1 C_2$$

