Roll No: M210179EE
DEPARTMENT OF ELECTRCAL ENGINEERING
II nd SEMESTER, M-TECH, INTERIM TEST - WINTER SEMESTER 2022
EE6304D MODERN DIGITAL SIGNAL PROCESSORS.
Time: Two Hours Maximum: 30 Marks
Answer all questions
ote: Write the answers in the space provided against each of the questions. Check all the 29 Questions are printed
intetaly.
uestions 1. to 12. carry 1/2 Mark each.
What is the use of PGIE bit in CSR register? - (Previous Global Inferrupt enable - PGIE)
It stores the previous value of GIE once an interrupt comes.
What is the difference between Mnemonics and Opcode? Explain with an example.
Mremonics are the english like words which are offined by
The board by the state of
manufactureer. Opcode is the corresponding her or thang value assigned.
What is the disadvantage of Machine language? Why then Machine language exists?
- Machine language is hard to remember write, modify => 1F -> correspond
by human. They exist because and computer, under stands opcode.
. Demonstrate the steps involved in converting 3AFH to decimal number.
3 AF H => The weights of numbers are indicated. Value multiplies
162 16'16' by weight gives corresponding decimal.
→ 3×16+10×16+15×16 = 943 d
(A) (CP) = (A) (CP) (CP)
1:40
What type of error will be identified before compiling? Syntax error (grammer in mistakes in
What is the difference between compiler and cross-compiler? Explain with the help of proper examples.
Compiler converts highlevel language to corresponding mic code. Code is
also numing in some processor. Gross compiler generates mic code which
(ex: turbo c)
7. Which is the first microprocessor? Who (Engineer) made it? rung in another processor. Ex: Mplab IDE
INTEL 4004 is the first 4 bit up engineer - Ted -
Explain the law governing the development of RISC processors from then existing CISC processors.
1 - Moors Law. 1. equal size instructions
I DICE TO SERICE
2. large no. of registers
3. Single cycle exemtion
4 Reduced no. of instanctions.
E 11-contact pachilesting.
6. Mi voo instructions are horodivired.
6. My 000 1137.

7. Load/ store architecture.

1

Why most of the memory is 'Byte Addressable'? (Mso 2 hex no. together we com easily ques byte addressable manner. Even if word size is 32 bit, 4 byte combe accessed lower order compatibity also available. Two bytes combined What are the advantages of Digital systems over Analog systems? Explain. 4 by te Combined word 1. Noise immity - Analog are easily prove to errors 2 Low power consimption- (works in cutoff or sabroation region) 5. low size sy 3 Reproducibility 6. Bianing Isnos 4. Her Easily stored in memory (memory are digital) 11. List any eight important classes of processors used in digital systems. are absent 1. Micro processor /micro Controllers 14. PPU - Physics processing Unit p. Dsp-Digitel signal Processors 5 GPU - Grouphics 7. NPU - Tensor 3/ FPGA - field profromble gale ground 12. What is the technical difference between EPROM and EEPROM? 8. ASIC, 9. ASIP erased by keeping chip under Borrane evasable EPROM/ combe fort ultraviolet radiations for some time to. But electrically. (easy). Questions 13. to 22. carry I Mark each. 13. When TMS6713 DSP is turned ON (starting), what is the order in which various memory are populated with opcodes? Explain how an opcode is reaching the decoder in this case. - Some as 26. 14. Explaining the VLIW concept with reference to any processor. VIIW- Very Long InstructionWord. AS TMS320EGTXX dsp concerned, 256 bits 3 instructions are constituting one instruction word. In once cycle, this data is accessed. It is decoded and dispatched to different functional units for parallely operate instructions if independence of code is anchip profilam 15. "Think Digital Act Analog" - What is the context of this slogan? Explain. (In weaces output world mostly give/need analog signals. So take/act but do processing in fast/efficient, 16. List the control registers associated with the Cache memory in TMS6713 DSP. digitation - CSR, CCFG, LIPFBAR, LIPFWC Flush Base Address Keg LID - CSR, CCFG, LIDFBAR, LIDFWC Elmsphored Count L2 - 6 CCFG, L2DFBAR, L2FNC, R2FLUXH, L2CLEAN, L2CBAR, L2CWC. 17. What is the precaution to be taken in storing the data in the mer ary of TMS6713 DSP, with reference to the size of data to be stored? (w. r. t. starting address) 32 bit address cambe stored 4 layles (4 locations needed). So the Least Significant byte should be stored at address ending at 00 (then or, 10,11) is bit address can be stored at address locations ending at O (least sign byte) 8 bit address data can be stored at Address - The least significant lyte (only one byte is present) and any address locations.

Available ILP - It is the dayree of independence present . is the difference between available ILP and achievable ILP? in code (Code should be - (instructions) sufficiently parallelism). independent for Achievable ILP - It is the level of parallelism that can be provided by -Kardware: Like no. of functional unnits (independet) so that parallel 9. Shakti (From IIT Madras) is India's first '64-bit processor'. What will you understand from this statement, about its execution hardware, from the user perspective? word size is 64 bits. Means 64 bits of data combe -The meaning is processed at a time. hardware muits, ALU-64 bits data bus - 64 bits, registers - 64 bits. - As word size increases speed of processing increases

O. TMS 6713 is a "32 bit Little Endian" DSP - Explain the 'Endian' concept (with the help of an example). increases. Little endions means, lower data bytes are stored in lower address memory. *: for 32 bit data - 1A2B3C4D) (1ittle) Bis endian 00 AD 01 3c 1A 00 10 28 1. How many cycles will the CPU take to get a data in TMS6713 DSP? 28 10 30 10 - for a data to get from data memory, cru asks for a data is to LID first If it is grantable in LID, LID hit happens. It takes just one cycle. If it is not available there, LID controller asks to L2. (LID miss) It is available in L2. It is given to CPU. It takes 4 cycles. If it is not available there also, astesto external 22. When you have to deal with 40-bit data in TMS6713 DSP, have you noticed any restriction that is existing with reference to the usage of GP registers? Explain. GIP registers are of 32 bit size. But as me need 40 bit data here, we need to combine registers in pairs and the lower 40 bits are used, remaining discorded. So we have 16 such register pairs. That speed defends on external > register (ever A1: A0 register A2: A2 Bi: BO pairs memory B3; B2 data stored b B15: B14 23. Give the Size and Type of L1 and L2 Cache memory along with the data path size in each case, in TMS6713 DSP. / LIP Cache - Static RAM. - 256 bits data + 32 bit address [1.5] [1.5 Marks] at end Obto cache - Static RAM - 32 bit data (2 data paths) - 4 kB Size (L, S, p data path) L3Cache - 64 k B - divided into 4 banks (3//Cache, 1/4 RAM) (1/4 Cache, 3/4 RAM) -> All Store - 32, DA - 32b)

(RAM - legger transistors)

24. Explain with the help of an example, step by step method of 'turning ON' of a microprocessor, when you first power it. · To will be loaded with initial address. [1.5 Marks] · It is placed on the address bus. (data memory address bus) 3. Address reaches programs memory location. Cs, RD Signals to read data f. Coll generates necessary data bus. Reaches Control mit thata) is placed on 6. opcode goes to Instruction register, and they to instruction decoder decodes and 25. Can a location in L1P go 'dirty'? Why? Explain. | Y. There /it [1.5 Marks] instruction under stoma 8. Necessary operands are fetched. -> Ans is in the back 9. Operands reaches ALV. Ans - No. exemted. 10. Operations 11. Results are stored back.

26. When TMS6713 DSP is turned ON (starting), what is the order in which various memory are popula. Explain how an opcode is reaching the decoder in this case. - As the memory turns on core asks the LIP cache with initial add. Usually for initial calls, instruction opcode will not be present so LIP my happens. The LIP controller asses to L2 to check for opcoder If etternal Rom. So, through EMIF Opcode from extermal Rom reaches to Lz. The Lik then core and decoder. Successive opcode fetch dombe clone from LIP. 25 8 instructions 27. What are the two invalidation methods in LID? Explain. putting a 1 to ID field of CCFG register, us com invalidate ditire tigs in LID memony block. Another way is selfing the start address of the block needed to invalidate in LIDFBAR (LIDFlush Base Address Kegister), and put the no of elements to clear in LIDEW (LIDEWC) - (LIDEWC) - (LIDEWC) - (LIDEWC) then that block of data starting from KIDFBAR to "LIDFBAR+ LIDFWG-1 we should be careful here set the count only after the address is set. cleaning happens soon after 28. What is the use of AMR register? Explain various fields of AMR register? [2 Marks] Addressing Mode Register - This is to set the addressing mode to be followed by processor (AMR). - Either linear or circular. A4-A7 and B4-B7 (8 registers) are used here to store the addresses. As As 14 Two bits are available in these registers to set the - mode. linear addressing are present to set the circular, taking 0 block size from Bro block size in circular addressing (for modes circulary from BKI not used 29. With the help of a neat sketch, explain the architecture of TMS6713 DSP. [4 Marks] for BKX values (5 bits) - Ans is given in the block sizes are as shown BK (5bits) > Block 00000 00001

Core is connected to 2 level cache memory. In which level 1 & is divided into program and data But level I is having both program and data together and which is configurable to contain both dat RAM4 cache. Then LZ is Connected to peripherals by EDMA (Enhanced Direct Memory Acres). External memory is connected to the processor through EMIF (Ext. Memory Interface). Then many peripheralis are available Cfiner, Schial ports, GPID

Power down logic is to work in low power low freq. operation. PLL- phose locked loop to stabilise dock signals. For the core to work prop control registers, control logic are present to generale necessary control signals. Torker mpt control inciscuit emulator (for similation purpose) are also present.

This is a harward architecture as ne can see separate data and program memories with separate sets of bonses.

23. Contd.

-> L2 Cache - 6468836 with 64 bit too wide storage. It can be configured in RAM/ cache mode

Full RAM, 3/4 RAM + /4 Cache, 3 /2 RAM, /2 Cache, 1/4 RAM, 3/4 Cache,

- H

Both code and data combe stored here It is made is less transistors, so the size can be large.

The But LI cache - 5 transistors - So in less nos we made - less size

Out I'll


But facter.

No.

3. LIP location carnot go disty. The meaning of disty is that, if an updation of data done in one location in LIP and if it is not exicted back to corresponding location in L2, or external memory, then there is mismatice of datas. They then we call the location in LIP is dity.

But an LIP is program memory and CPV is not write/modify a location in LIP, the mismatch womt happen So, LIP location cannot go dit disty.

29 Architecture of TM36713 bsp.



This is the overall architecture of TMS320C6713 DSP. DSP Core is shown which is having instruction fetch/decode/dispatch region and two data paths in which 2 file register sets A+B are available (which are composed of 16 registers of 22 bits each. Then 4 de finichianal units LSM,D are present in which 3 are arithmetic logic units and one sets of multiplication units. Such 2 mits in each data paths.