

DEPARTMENT OF ELECTRICAL ENGINEERING

IInd SEMESTER, M-TECH, INTERIM TEST - WINTER SEMESTER 2022

EE6304D MODERN DIGITAL SIGNAL PROCESSORS.

Time: Two Hours

Maximum: 30 Marks

Answer all questions

Note : Write the answers in the space provided against each of the questions. Check all the 29 Questions are printed correctly.

Questions 1. to 12. carry 1/2 Mark each.

- What is the use of PGIE bit in CSR register? - (Previous Global Interrupt enable - PGIE)
It stores the previous value of GIE once an interrupt comes.
(before executing interrupt)
- What is the difference between Mnemonics and Opcode? Explain with an example.
Mnemonics are the english like words which are defined by manufacturers. Opcode is the corresponding hex or binary value assigned.
Ex: MOV A, B
→ 1F → mnemonic corresponds opcode.
- What is the disadvantage of Machine language? Why then Machine language exists?
- Machine language is hard to remember write, modify by human. They exist because ~~only~~ computer understands only machine language (0's & 1's).
- Demonstrate the steps involved in converting 3AFH to decimal number.
3AF H ⇒ The weights of numbers are indicated. Value multiplied by weight gives corresponding decimal.
 $16^2 \ 16^1 \ 16^0$
⇒ $3 \times 16^2 + 10 \times 16^1 + 15 \times 16^0 = 943_{10}$
(A) (F)
- What type of error will be identified before compiling? Syntax error. (Like grammar mistakes in program)
- What is the difference between compiler and cross-compiler? Explain with the help of proper examples.
Compiler converts high level language to corresponding m/c code. Code is also running in same processor. (Ex: turbo c)
Cross compiler generates m/c code which runs in another processor. Ex: Mplab IDE.
- Which is the first microprocessor? Who (Engineer) made it?
INTEL 4004 is the first 4 bit μP engineer - Ted..
- Explain the law governing the development of RISC processors from then existing CISC processors.
- Moors Law.
Specialities of RISC →
1. equal size instructions
2. large no. of registers
3. single cycle execution
4. Reduced no. of instructions.
5. Hardward architecture.
6. Micro instructions are hardwired.
7. Load/store architecture.

27 1/2

29

9. Why most of the memory is 'Byte Addressable'? (Also 2 hex no. together can represent 1 byte)
 We can easily access byte addressable manner. Even if word size is 32bit, 4 byte can be accessed easily. Lower order compatibility also available. Two bytes combined } easy word alignment.
 10. What are the advantages of Digital systems over Analog systems? Explain. 4 byte combined can also access } easy word alignment.
 1. Noise immunity - Analog are easily prone to errors
 2. Low power consumption - (works in cutoff or saturation region)
 3. Reproducibility
 4. Easily stored in memory (memory are digital)
 5. Low size system
 6. Biasing issues are absent

11. List any eight important classes of processors used in digital systems.

1. Microprocessor / micro Controllers
2. DSP - Digital Signal Processors
3. FPGA - Field programmable gate array
4. PPU - Physics Processing Unit
5. GPU - Graphics " "
6. TPU - Tensor " "
7. NPU - Neural " "
8. ASIC, 9. ASIP

12. What is the technical difference between EPROM and EEPROM?

Both are erasable EPROM can be erased by keeping chip under ultraviolet radiations for some time. But EEPROM is erased by electrically (easy).

Questions 13. to 22. carry 1 Mark each.

13. When TMS6713 DSP is turned ON (starting), what is the order in which various memory are populated with opcodes? Explain how an opcode is reaching the decoder in this case.


- Same as 26.

14. Explaining the VLIW concept with reference to any processor.

VLIW - Very Long Instruction Word. As TMS320C67xx dsp concerned, 256 bits comprising 8 instructions are constituting one instruction word. In once cycle, this data is accessed. It is decoded and dispatched to different functional units for parallelly operate instructions if independence of code is available.

15. "Think Digital Act Analog" - What is the context of this slogan? Explain. (Increases speed)

Processing can be done in digital way. But output world mostly give/need analog signals. So take/act smooth/analog way but do processing in fast/efficient/low power.



16. List the control registers associated with the Cache memory in TMS6713 DSP.

L1P - CSR, CCFG, L1PFBAR, L1PFWC

L1D - CSR, CCFG, L1DFBAR, L1DFWC

L2 - CCFG, L2DFBAR, L2FWC, L2FLUSH, L2CLEAN, L2CBAR, L2CWC.

digital way

Flush Base Address Reg.
Flush Word Count

17. What is the precaution to be taken in storing the data in the memory of TMS6713 DSP, with reference to the size of data to be stored? (w. r. t. starting address) in → This is word alignment.

32 bit data can be stored 4 bytes (4 locations needed). So the Least Significant byte should be stored at address ending at 00. (then at 04, 08, 0C)
 16 bit data can be stored at address locations ending at 0 (least sign. byte)
 8 bit data can be stored at address - The least significant byte (only one byte is present) at any address locations.

is the difference between available ILP and achievable ILP?

Available ILP - It is the degree of independence present in code (Code should be - (instructions) sufficiently independent for parallelism).

Achievable ILP - It is the level of parallelism that can be provided by hardware. Like no. of functional units (independent) so that parallel

9. Shakti (From IIT Madras) is India's first '64-bit processor'. What will you understand from this statement, about its execution hardware, from the user perspective?

- The meaning is word size is 64 bits. Means 64 bits of data can be processed at a time. hardware units, ALU - 64 bits, data bus - 64 bits, registers - 64 bits.

- As word size increases speed of processing increases.

0. TMS 6713 is a "32 bit Little Endian" DSP - Explain the 'Endian' concept (with the help of an example).

Little endian means, lower data bytes are stored in lower address memory.


Ex: for 32 bit data - 1A 2B 3C 4D. Little endian →

21. How many cycles will the CPU take to get a data in TMS6713 DSP?

- for a data to get from data memory, CPU asks for a data to L1D first. If it is available in L1D, L1D hit happens. It takes just one cycle. If it is not available there, L1D controller asks to L2. (L1D miss) If it is available in L2. It is given to CPU. It takes 4 cycles. If it is not available there also, asks to external memory.

22. When you have to deal with 40-bit data in TMS6713 DSP, have you noticed any restriction that is existing with reference to the usage of GP registers? Explain.

GP registers are of 32 bit size. But as we need 40 bit data here, we need to combine registers in pairs and the lower 40 bits are used, remaining discarded. So we have 16 such register pairs.



through EDMA. That speed depends on external memory speed.

23. Give the Size and Type of L1 and L2 Cache memory along with the data path size in each case, in TMS6713 DSP.

L1P Cache - Static RAM. - 256 bits data + 32 bit address - 4 KB Size. [1.5 Marks]

L1D Cache - Static RAM - 32 bit data (2 data paths) - 4 KB Size (L, S, P data path)

L2 Cache - 64 KB - divided into 4 banks (3/4 Cache, 1/4 RAM) (1/4 Cache, 3/4 RAM) → All Comb possible

(RAM - lesser transistors) Load - 64 bit Store - 32, DA - 32 bit

24. Explain with the help of an example, step by step method of 'turning ON' of a microprocessor, when you first power it.

1. PC will be loaded with initial address. [1.5 Marks]

2. It is placed on the address bus. (data memory address bus)

3. Address reaches program memory location.

4. CPU generates necessary CS, RD Signals to read data

5. Data is placed on data bus. Reaches Control unit.

6. opcode goes to Instruction register. and then to instruction decoder

25. Can a location in L1P go 'dirty'? Why? Explain. [1.5 Marks]

→ Ans is in the back page

Ans - No.

7. There it decodes and understood instruction

8. Necessary operands are fetched.

9. Operands reaches ALU.

10. Operations executed.

11. Results are stored back.

in local of day

Explain how an opcode is reaching the decoder in this case.


- As the memory turns on, core asks the L1P cache with initial address. Usually for initial calls, instruction opcode will not be present so L1P miss happens. The L1P controller asks to L2 to check for opcode. If it also miss happens (L2 miss - 5 cycles) then L2 will ask ~~EM~~ EDMA to ask to external ROM. So, through ^{still} EMIF opcode from external ROM reaches to L2, then L1P, then core and decoder. Successive opcode fetch can be done from L1P. ~~25~~ 8 instructions can be loaded at a time.

27. What are the two invalidation methods in L1D? Explain .

[2 Marks]

- By putting a 1 to ID field of CCFR register, we can invalidate entire tags in LID memory block.
 - Another way is setting the start address of the block needed to invalidate in LIDFBR (LID Flush Base Address Register), and put the no. of elements to clear is ~~LDFFW~~ (LIDFWC) - (LID Flush Word Count) then that block of data starting from LIDFBR to "LIDFBR + LIDFWC - 1" address will be cleared.
 - we should be careful here. set the count only after the address is set. clearing happens soon after count is set.
28. What is the use of AMR register? Explain various fields of AMR register? [2 Marks]

Addressing Mode Register - This is to set the addressing mode to be followed by processor (AMR). → Either Linear or Circular.



~~A4-A7~~ and B4-B7 (8 registers) are used here to store the addresses.

Two bits are available in these registers fields to set the mode.

~~BK0 and BK1 are present to set the block size in circular addressing (for modes 01, 10)~~

0	0	linear addressing
0	1	circular, taking block size from Bto
1	0	circular, from Bk1
1	1	not used

29. With the help of a neat sketch, explain the architecture of TMS6713 DSP.

- Ans is given in the last pages.

for 8Kx values (5 bits)
block sizes are as shown

BK (5 bits)	
00000	2
00001	4
00010	8
.	.
.	.
.	.
.	.
.	.

Block size.

Core is connected to 2 level cache memory. In which level 1 is divided into program and data. But level 2 is having both program and data together and which is configurable to contain both ~~data~~ RAM & cache. Then L2 is connected to peripherals by EDMA (Enhanced Direct Memory Access). External memory is connected to the processor through EMIF (Ext. Memory Interface). Then many peripherals are available (Timer, Serial ports, GPIO)

Powerdown logic is to work in low power low freq. operation. PLL - phase locked loop to stabilise clock signals. For the core to work ~~per~~ control registers, control logic are present to generate necessary control signals. Interrupt control, instruction emulator (for simulation purpose) are also present.

This is a Harvard architecture as we can see separate data and program memories with separate sets of buses.

23. Contd.

→ L2 Cache - 64KB size with 64 bit ~~data~~ wide storage.

It can be configured in RAM / Cache mode

Full RAM, $\frac{3}{4}$ RAM + $\frac{1}{4}$ Cache, $\frac{1}{2}$ RAM, $\frac{1}{2}$ Cache, $\frac{1}{4}$ RAM, $\frac{3}{4}$ Cache,

Full Cache.


Both code and data can be stored here. It is made is less transistors, so the size can be large.

→ But L1 cache - 5 transistors - So in less nos we made - less size But faster.

No.

(25). LIP location cannot ~~can~~ go dirty. The meaning of dirty is that, if an updation of data done in one location in LIP and if it is not evicted back to corresponding location in L2, or external memory, then there is mismatch of datas. ~~Then~~ Then we call the location in LIP is dirty. But as LIP is program memory and CPU is not allowed to write/modify a location in LIP, the mismatch won't happen. So, LIP location cannot go ~~dit~~ dirty.

(29) Architecture of TMS6713 DSP.



This is the overall architecture of TMS320C6713 DSP. DSP Core is shown which is having instruction fetch/decode/dispatch region and two data paths in which 2 file register sets A+B are available (which are composed of 16 registers of 32 bits each). Then 4 functional units LS, M, D are present in which 3 are arithmetic logic units and one sets of multiplication units. Such 2 units in each data paths.