**Perla Vanessa Jaime Gaytán**

**A00344428**

**October 27th, 2019.**

**MIPS REPORT**

1. **Explanation of the MIPS ISA.**

The ISA of MIPS includes multiple instruction divided in three groups: R-Type, I-Type and J-Type. Every instruction starts with a 6 bits operation code (op) which determines what instruction need to be done by the architecture. These instructions are 32 bits long.

The R-Type instruction are the ones that only need the Register File to perform. Besides this op-code, this operations has 6 bits extra at the end to determine the function to perform. They also specified 3 registers of 5 bits each where 2 are for operations and one to stored. The las 5 bits before the function code, are reserved for shift.

The I-Type instructions can use also the Random Access Memory in order to get values for operations. These instructions have also its 6 first bit to specify which instruction is about to perform. The last 16 bits are reserved to add an immediate value whether to the RAM or the RF. It also has an space to specify 2 registers.

The J-Type instructions are used to change de Program Counter inside the MIPS. These instructions also has an opcode to determine each instruction. In this project, I only used 16 bits for the address where the PC use.

1. **A table showing your instruction encoding. This must include ALL your supported instructions.**

**General Table.**

|  |  |  |  |
| --- | --- | --- | --- |
|  | **Instruction** | **op** | **func** |
| **R-Type** | **ADD** | 000\_000 | 000\_000 |
| **SUB** | 000\_000 | 000\_001 |
| **AND** | 000\_000 | 000\_010 |
| **OR** | 000\_000 | 000\_011 |
| **XOR** | 000\_000 | 000\_100 |
| **SLL** | 000\_000 | 000\_101 |
| **SRL** | 000\_000 | 000\_110 |
| **SLA** | 000\_000 | 000\_111 |
| **SRA** | 000\_000 | 001\_000 |
| **I-Type** | **ADDI** | 010\_000 | ZZZ\_ZZZ |
| **SUBI** | 010\_001 | ZZZ\_ZZZ |
| **ANDI** | 010\_010 | ZZZ\_ZZZ |
| **ORI** | 010\_011 | ZZZ\_ZZZ |
| **XORI** | 010\_100 | ZZZ\_ZZZ |
| **LUI** | 001\_110 | ZZZ\_ZZZ |
| **LLI** | 001\_111 | ZZZ\_ZZZ |
| **LWR** | 100\_000 | ZZZ\_ZZZ |
| **SWR** | 101\_000 | ZZZ\_ZZZ |
| **LWI** | 100\_001 | ZZZ\_ZZZ |
| **SWI** | 101\_001 | ZZZ\_ZZZ |
| **BEQ** | 110\_000 | ZZZ\_ZZZ |
| **BNE** | 110\_001 | ZZZ\_ZZZ |
| **J-Type** | **JUMP** | 111\_000 | ZZZ\_ZZZ |
| **JAL** | 111\_001 | ZZZ\_ZZZ |
| **RET** | 111\_010 | ZZZ\_ZZZ |

(A more specified table is an Excel named: MIPS which is attached)

1. **An explanation of your design choices and design flow.**

This design is based on the one that we received for the R-Types only, but now is adapted to perform all the instruction mention in General Table. I decided to add multiple multiplexors in order to perform all the instructions needed. The RAM and ROM (Instruction Memory) are not inside the MIPS.

1. **A computer-drawn schematic diagram showing your final Microarchitecture (μA) design for your MIPS core.**

The only extra thing that I add to this draw was a Flip Flop at the end of the module of Next PC and the next\_pc is linked to PC inside MIPS, which means MIPS does not have an input PC.



