

Embedded Systems (TE 3059)

Second Partial Exam: SoC and FPGA

Perla Vanessa Jaime Gaytán A00344428 ITE

Professor: Luis Fernando Gonzalez Perez

November 4, 2020

Contents

1	Objective	3
2	Tools2.1 Software tools2.2 Hardware tools	3 3
3	HPS + FPGA 3.1 AXI bridges in Intel SoC FPGA	4
4	Design Flow 4.1 GHRD	6
5	Lab Procedure	7
	5.1 Open the project	7
	5.2 Generate Source Code	7
	5.3 Run TCL files	8
	5.4 Compilation	10
	5.5 Uploading to FPGA	10
	5.6 Executing HPS program	11
6	Problems Encountered	13
7	Conclusion	13
8	References	13

List of Figures

1	AXI Bridge Block Diagram
2	SoC-FPGA bridges
3	System Development Flow DE10-Standard 6
4	Cyclone® V / Arria® V SoC Golden Hardware Reference De-
	sign Overview
5	Selecting the project
6	Tools Menu
7	Generating HDL Window
8	Generation of HDL Completed
9	Tools Menu
10	Tcl Scripts Selection
11	Tcl file executed
12	Compilation
13	FPGA Programmer
14	Embedded Command Shell
15	UART Communication and moving the file via internet 12

Nomenclature

AXI Advanced eXtensible Interface

FPGAField Programmable Gate Arrays

 $GHRD\,$ Golden Hardware Reference Design

HPS Hard Processor System

HW Hardware

SoC System on Chip

SW Software

1 Objective

The objective of this Lab was to learned how to use the HPS/ARM to communicate with FPGA. It introduce the GHRD project for DE10-Standard development board in order to develop one ARM C Project which demonstrates how HPS/ARM program controls the ten LEDs connected to FPGA. It shows how HPS controls the FPGA LED through Lightweight HPS-to-FPGA Bridge. The FPGA is configured by HPS through FPGA manager in HPS.

2 Tools

2.1 Software tools

- Intel Quartus Prime Lite Edition v.16.1
- Intel Qsys
- Intel SoC FPGA Embedded Development Suite v.19.1
- PuTTy Terminal
- \bullet Git

.

2.2 Hardware tools

- Intel DE10-Standard board
- Micro SD-Card
- RJ45 Ethernet cable
- Type A to Mini-B USB Cable
- Type A to B USB Cable
- Power DC Adapter (12V)

3 HPS + FPGA

3.1 AXI bridges in Intel SoC FPGA

In the board, the HPS logic is connected to FPGA through the AXI bridge. In order to communicate HPS logic with FPGA fabric, Intel system integration tool Qsys should be used for the system design to add HPS components. From the AXI master port of the HPS component, HPS can access those Qsys component whose memory-mapped slave ports are connected to the master port.

The HPS contains the following HPS-FPGA AXI bridges:

- FPGA-to-HPS Bridge
- HPS-to-FPGA Bridge
- Lightweight HPS-to-FPGA Bridge

Figure 1 shows a block diagram of the AXI bridges in the context of the FPGA fabric and the L3 interconnect to the HPS. Each master (M) and slave (S) interface is shown with its data width(s). The clock domain for each interconnect is noted in parentheses.

The HPS-to-FPGA bridge is mastered by the level 3 (L3) main switch and




Figure 1: AXI Bridge Block Diagram.

the lightweight HPS-to-FPGA bridge is mastered by the L3 slave peripheral switch. The FPGA-to-HPS bridge masters the L3 main switch, allowing any master implemented in the FPGA fabric to access most slaves in the HPS. For example, the FPGA-to-HPS bridge can access the accelerator coherency. All three bridges contain global programmer view GPV register. The GPV register control the behavior of the bridge. It is able to access to the GPV registers of all three bridges through the lightweight HPS-to-FPGA bridge. This Demo introduces to users how to use the HPS/ARM to communicate with FPGA. This project includes GHRD project for the DE10-Standard one ARM C Project which demonstrates how HPS/ARM program controls the red LEDs connected to FPGA.

In Figure 2 we can see with more detail the SoC to FPGA bridges which are the blue arrows.




Figure 2: SoC-FPGA bridges.

4 Design Flow

In Figure 3 we can appreciated with more detail how HW and SW communicate in the board.




Figure 3: System Development Flow DE10-Standard

4.1 GHRD

The Golden Hardware Reference Design is an Intel® Quartus® Prime project that contains a full HPS design for the Cyclone® V SoC / Arria® V SoC Development Kit. The GHRD has connections to a boot source, SDRAM memory and other peripherals on the development board.

For every new released version of SoC EDS, the GHRD is included in the SoC EDS tools. The GHRD is regression tested with every major release of the Intel® Quartus® Prime Design Software and includes the latest bug fixes for known hardware issues. The GHRD serves as a known good configuration of an SoC FPGA hardware system.

The GHRD has a minimal set of peripherals in the FPGA fabric, because the HPS provides a substantial selection of peripherals. HPS-to-FPGA and FPGA-to-HPS interfaces are configured to a 64-bit data width.




Figure 4: Cyclone® V / Arria® V SoC Golden Hardware Reference Design Overview

5 Lab Procedure

5.1 Open the project

After opening Quartus, I selected Open project on the file menu and select the DE10-Standard-GHRD as shown in Figure 5.




Figure 5: Selecting the project.

5.2 Generate Source Code

The next part is to open Qsys that is located in the Tools menu as shown in Figure 6. Then select soc-system.qsys and open it. After that, at the bottom, we click on the button "Generate HDL..." in order to created the source code. A window will pop up and then the modifications shown in Figure 7 were made and click on generate. When the HDL design is finished a window as shown in Figure 8 is shown an then we can close Qsys.




Figure 6: Tools Menu




Figure 7: Generating HDL Window




Figure 8: Generation of HDL Completed

5.3 Run TCL files

In order to submit the pin assignment to the board we need to run the TCL files and for this we choose from the Tools menu the option of Tcl Scripts as shown in Figure 9. After that, a window as shown in Figure 10 will pop up, then we select the first one click on Run, then choose the second one and click run. If the Tcl Scripts File were executed correctly, a window as shown in Figure 11 will pop up.




Figure 9: Tools Menu.




Figure 10: Tcl Scripts Selection




Figure 11: Tcl file executed

5.4 Compilation

The next part is to do the compilation and if it successful it will be as shown in Figure 12.




Figure 12: Compilation

5.5 Uploading to FPGA

In order to upload the program to the FPGA we need to open the programmer, then select the board and the program and click on Start. If this is successful it will be as shown in Figure 13.



Figure 13: FPGA Programmer

5.6 Executing HPS program

In this section we need to open the embedded command shell that could be found on the embedded folder iside of our folder instalation of intelFPGA as shown in Figure 14. Then we use the command cd to access the folder were we keep our project and executed the make command. After that, we connect our FPGA to our network with the ethernet cable, and to our computer with the mini-USB cable in order to communicate via UART. After the communications is stablish we requested a ip address. When the ip address is given we move to our command shell and move the project to the FPGA. Then run the project with the command shown in Figure 15. After that the leds will start blinking.

```
MINGW64/c/users/vane_/Desktop/Sistemas Embebidos/GHRD/HPS_FPGA_LED

my_first_fpga/
my_first_hps/
Project_Proposal_Template.docx
--More-- Ac

vane_QLAPTOP-BV2K5GOM MINGW64 /c/users/vane_/Desktop/Sistemas Embebidos
$ cd GHRD/

vane_QLAPTOP-BV2K5GOM MINGW64 /c/users/vane_/Desktop/Sistemas Embebidos/GHRD
$ cd HPS_FPGA_LED/

vane_QLAPTOP-BV2K5GOM MINGW64 /c/users/vane_/Desktop/Sistemas Embebidos/GHRD/HPS_FPGA_LED
$ make
arm-linux-gnueabihf-gcc -g -wall -Dsoc_cv_av -IC:/intelFPGA/19.1/embedded/ip/altera/hps
/altera_hps/hwlib/include/soc_cv_av -IC:/intelFPGA/19.1/embedded/ip/altera/hps/altera_hps/hwlib/include/ -c main.c -o main.o
arm-linux-gnueabihf-gcc -g -wall main.o -o HPS_FPGA_LED

vane_QLAPTOP-BV2K5GOM MINGW64 /c/users/vane_/Desktop/Sistemas Embebidos/GHRD/HPS_FPGA_LED
$ ls
hps_O.h HPS_FPGA_LED main.c main.o Makefile
vane_QLAPTOP-BV2K5GOM MINGW64 /c/users/vane_/Desktop/Sistemas Embebidos/GHRD/HPS_FPGA_LED

vane_QLAPTOP-BV2K5GOM MINGW64 /c/users/vane_/Desktop/Sistemas Embebidos/GHRD/HPS_FPGA_LED

vane_QLAPTOP-BV2K5GOM MINGW64 /c/users/vane_/Desktop/Sistemas Embebidos/GHRD/HPS_FPGA_LED

vane_QLAPTOP-BV2K5GOM MINGW64 /c/users/vane_/Desktop/Sistemas Embebidos/GHRD/HPS_FPGA_LED
```

Figure 14: Embedded Command Shell




Figure 15: UART Communication and moving the file via internet

6 Problems Encountered

The first problem that I encountered was related with the version of Quartus. For some reason that I am not able to explain, the 19.1 version didn't did create the files from Qsys correctly, so, since the project was made in Quartus 16.1, the professor suggested that we downloaded that version. With the 16.1 version I did not have issues with Qsys, however, when I compiled the project, I realised that Quartus stop working. This happened to me at least 4 times, then I decided to erase the version 19.1 from my computer but that did not resolve the problem. At the end I figure out that the problem was that I wasn't running the tcl files that the program needed. The rest of the laboratory was pretty straight forward and did not give me any trouble.

7 Conclusion

I think that the communication of the HPS with the FPGA is a very important aspect when we are doing a development of embedded systems. That is the main reason why I think this lab help me to understand more the process of it. I think that is important to know the bridge between HPS and the FPGA in order to program it and used them in further projects. With this Laboratory I learned more about how HPS is connected with the FPGA and I have more idea on how we can developed our final project.

8 References

AN 796: Cyclone V and Arria V SoC Device Design Guidelines. (2020). Intel. Recovery at: https://www.intel.com/content/www/us/en/programmable/documentation/doq1481305867183.html#git1481305300309

User Manual.(2017). Intel. Recovery at: https://www.intel.com/content/dam/altera-www/global/en_US/portal/dsn/42/doc-us-dsnbk-42-5505271707235-de10-standard-usepdf