




# TE2023 Microcontrollers Computer Architecture


Luis Alfonso Maeda Núñez, PhD

Professor


# CPU

- ▶ Executes memory fetched instructions
- ▶ The basic elements of every processor are:
  - ▶ ALU (Arithmetic Logic Unit)
  - ▶ Instruction decoder
  - ▶ Register Set
  - ▶ Timing and Control Unit






# Arithmetic Logic Unit (ALU)




(a) ALU adds 011 and 101.



(b) The sum 1000 is put into the accumulator.



# Fetch/Execute cycle



# Pipelining

1 <sup>st</sup> instruction Stage 1 of execution	Stage 2 of execution idle	Stage 3 of execution idle
--	------------------------------	------------------------------

2 <sup>nd</sup> instruction Stage 1 of execution	1 <sup>st</sup> instruction Stage 2 of execution	Stage 3 of execution idle
--	--	------------------------------

3 <sup>rd</sup> instruction Stage 1 of execution	2 <sup>nd</sup> instruction Stage 2 of execution	1 <sup>st</sup> instruction Stage 3 of execution
--	--	--



4 <sup>th</sup> instruction Stage 1 of execution	3 <sup>rd</sup> instruction Stage 2 of execution	2 <sup>nd</sup> instruction Stage 3 of execution
--	--	--

First instruction complete  
2<sup>nd</sup> instruction goes through three stages of execution before execution starts.


(b) Pipelined execution of a program showing three stages




# Pipelining



# Instruction Unit









**Figure 4.4**  
Application PSR (APSR), Interrupt PSR (IPSR), and Execution PSR (EPSR).



# AVR microarc



# ARM Cortex-M3 microarchitecture



# ARM Cortex-A76 micro architecture

