

TE2023 Microcontrollers Computer Architecture

Luis Alfonso Maeda Núñez, PhD

Professor

CPU

- Executes memory fetched instructions
- ▶ The basic elements of every processor are:
 - ► ALU (Arithmetic Logic Unit)
 - ► Instruction decoder
 - Register Set
 - ► Timing and Control Unit

Microprocessor


Arithmetic logic unit (ALU)

Instruction decoder


Register set

Timing/
Control unit






Arithmetic Logic Unit (ALU)





Fetch/Execute cycle





1st instruction Stage 2 of Stage 3 of Stage 1 of execution idle execution idle execution 2nd instruction 1st instruction Stage 3 of Stage 1 of Stage 2 of execution idle execution execution 3rd instruction 2nd instruction 1st instruction Stage 1 of Stage 2 of Stage 3 of execution execution execution 3rd instruction 4th instruction 2nd instruction Stage 1 of Stage 2 of Stage 3 of execution execution execution

Pipelining


First instruction complete


nd instruction
ogram goes
igh three
is of
ution before
ext
uction starts
ution.

(b) Pipelined execution of a program showing three stages



Pipelining







Control bus to ALU and other units Instructi Timing and Unit control unit Flag register ALU Instruction decoder Stack pointer Accumulator Index register Data register Program counter General-purpose registers A В Address register C X Data bus Address bus







Figure 4.4
Application PSR (APSR), Interrupt PSR (IPSR), and Execution PSR (EPSR).




AVR microard





ARM Cortex-M3 microarchitecture





ARM Cortex-A76 micro architecture

