# TE2023 Microcontrollers Computer Architectures and Instructions

Luis Alfonso Maeda Núñez, PhD

Professor

## Contents

- ► Types of Instructions
- ► Types of Computer Architectures
- ► ARMv6 ISA
- ► Lifecycle of an Instruction




# Types of Instructions

- Arithmetic Operation Type
- Logic Operation Type
- Shift Operation Type
- Memory Access Type
- Input/Output Access Type
- Control Transfer Type
- Floating-Point Calculation Type
- System Control Type




# Types of Computer Architectures


- Stack Architecture
  - ► (Java Virtual Machine Bytecode)
- Accumulator Architecture
  - ► (Z80 and 6502 ISAs)
- Register memory Architecture
  - ► (Intel x86)
- Register Register Architecture
  - ► (Most RISC processors, including ARM)




(a) Stack architecture



(c) Register memory architecture



(b) Accumulator architecture



(d) Register register architecture

## ARMv6 ISA

https://developer.arm.com/ipproducts/processors/cortex-m/cortex-m0-plus

Table 5.1: 16-bit Thumb<sup>®</sup> instructions supported on the Cortex<sup>®</sup>-M0 and Cortex-M0+ processor

16-bit Thumb instructions supported on Cortex-M0/M0+ processors													
ADC	ADD	ADR	AND	ASR	В	BIC	BLX	BKPT	BX				
CMN	CMP	CPS	EOR	LDM	LDR	LDRH	LDRSH	LDRB	LDRSB				
LSL	LSR	MOV	MVN	MUL	NOP	ORR	POP	PUSH	REV				
REV16	REVSH	ROR	RSB	SBC	SEV	STM	STR	STRH	STRB				
SUB	SVC	SXTB	SXTH	TST	UXTB	UXTH	WFE	WFI	YIELD				


Table 5.2: 32-bit Thumb<sup>®</sup> instructions supported on the Cortex<sup>®</sup>-M0 and Cortex-M0+ processor

32-bit Thumb instructions supported on Cortex-M0/M0+ processors											
BL	DSB	DMB	ISB	MRS	MSR						



# Lifecycle of an instruction





NON- PIPELINED	 	cycle 1 1				   		cycle 2		 	cycle I 3					
Instruction 1	IF	RF	Α	DM	WB	 				i !						
Instruction 2						I I I	RF	Α	DM	WB						
Instruction 3	 					   				i 1	IF	RF	Α	DM	WB i	



		2	2 <sup>nd</sup> flip-flop 3 <sup>rd</sup> flip-flop					4 <sup>th</sup> flip-flop									
	PIPELINED	cycle	cycle	cycle	cycle	cycle 5	cycle 6	cycle 7	cycle 8	cycle 9	cycle 10	cycle 11	cycle 12	cycle 13	cycle 14	cycle 15	
	Instruction 1	I IF	RF	l A	DM	WB	 	 	 		l I	l I	 	 		 	i I
	Instruction 2	 	l I IF	l   RF	   <b>A</b>	l I DM	l   WB	 	 		 	 	 	 		 	   
	Instruction 3	   	   	l I IF	l RF	   <b>A</b> 	DM	l WB	   		   	'   	   	   	 	   	   
PC	Instruction 4	 	 	 	I IF	RF	I A	l DM	WB		 	 	 	 		 	 
	Instruction 5	   	   	   	   	l I <b>IF</b> I	l I RF	I I <b>A</b> I	I I DM I	WB	   	   	   	   		   	 
	Instruction 6	 	 	 	 	 	I IF	RF	Α	DM	w <sub>B</sub>	 	 	   		   	   
	Instruction 7	 	 	 	 	 	 	I IF	RF	Α	DM	WB	 	 		 	 
	Instruction 8	1   	1   	1   	I I I	   	1 	I I I	l IF	RF	I I <b>A</b> I	I I <b>DM</b> I	l WB	   	 	   	   
I	Instruction 9	I I	l I	l I	l I	 	I I	l I	l	IF	RF	A	DM	WB		l	 
	Instruction 10	 	 	 	 	 	 	 	 		I I IF	RF	   A	DM	WB	 	
	Instruction 11	   	   	   	   	   	   	   	   		   	l I IF	l RF	   A   	DM	WB	   
	Instruction 12	!	l	l	l	l	!	l	l .		l	l	IF	RF	Α	DM	WB



# Topics to cover in the Exam

#### **CONCEPTS**

- Main Components of the Computer
  - ▶ CPU
  - Memory (volatile, non volatile)
  - Buses (Address, Data, Control)
  - **I/0**
  - Peripherals
- Components of the CPU
  - ▶ ALU, Register Set, Instruction decoder, Timing and Control Unit
- CISC vs RISC (Homework this week)
- ► Harvard vs Von Neumann vs Modified Harvard (Homework this week)
- What is pipelining

#### **PRACTICE**

Lifecycle of an instruction (Homework this week)

