

iNEMO inertial module: always-on 3D accelerometer and 3D gyroscope



Features

- Power consumption: 0.55 mA in combo high-performance mode
- "Always-on" experience with low power consumption for both accelerometer and gyroscope
- · Smart FIFO up to 9 kbyte
- · Android compliant
- $\pm 2/\pm 4/\pm 8/\pm 16$ g full scale
- ±125/±250/±500/±1000/±2000 dps full scale
- Analog supply voltage: 1.71 V to 3.6 V
- Independent IO supply (1.62 V)
- Compact footprint: 2.5 mm x 3 mm x 0.83 mm
- $\bullet~$ SPI / I²C & MIPI I3C SM serial interface with main processor data synchronization
- · Auxiliary SPI for OIS data output for gyroscope and accelerometer
- · Advanced pedometer, step detector and step counter
- · Significant Motion Detection, Tilt detection
- Standard interrupts: free-fall, wakeup, 6D/4D orientation, click and double-click
- Programmable Finite State Machine: accelerometer, gyroscope and external sensors
- Embedded temperature sensor
- ECOPACK[®], RoHS and "Green" compliant

Product status link

LSM6DSO

Product summary						
Order code	LSM6DSO	LSM6DSOTR				
Temperature range [°C]	-40 to +85					
Package	LGA-14L					
rackage	(2.5 x 3 x 0.83 mm)					
Packing	Tray Tape & Ree					

Product label



Applications

- Motion tracking and gesture detection
- · Sensor hub
- · Indoor navigation
- IoT and connected devices
- · Smart power saving for handheld devices
- EIS and OIS for camera applications
- Vibration monitoring and compensation

Description

The LSM6DSO is a system-in-package featuring a 3D digital accelerometer and a 3D digital gyroscope boosting performance at 0.55 mA in high-performance mode and enabling always-on low-power features for an optimal motion experience for the consumer.

The LSM6DSO supports main OS requirements, offering real, virtual and batch sensors with 9 kbytes for dynamic data batching. ST's family of MEMS sensor modules leverages the robust and mature manufacturing processes already used for the production of micromachined accelerometers and gyroscopes. The various sensing elements are manufactured using specialized micromachining processes, while the IC interfaces are developed using CMOS technology that allows the design of a dedicated circuit which is trimmed to better match the characteristics of the sensing element.



The LSM6DSO has a full-scale acceleration range of $\pm 2/\pm 4/\pm 8/\pm 16$ g and an angular rate range of $\pm 125/\pm 250/\pm 500/\pm 1000/\pm 2000$ dps.

The LSM6DSO fully supports EIS and OIS applications as the module includes a dedicated configurable signal processing path for OIS and auxiliary SPI, configurable for both the gyroscope and accelerometer.

High robustness to mechanical shock makes the LSM6DSO the preferred choice of system designers for the creation and manufacturing of reliable products. The LSM6DSO is available in a plastic land grid array (LGA) package.

DS12140 - Rev 2 page 2/172



1 Overview

The LSM6DSO is a system-in-package featuring a high-performance 3-axis digital accelerometer and 3-axis digital gyroscope.

The LSM6DSO delivers best-in-class motion sensing that can detect orientation and gestures in order to empower application developers and consumers with features and capabilities that are more sophisticated than simply orienting their devices to portrait and landscape mode.

The event-detection interrupts enable efficient and reliable motion tracking and contextual awareness, implementing hardware recognition of free-fall events, 6D orientation, click and double-click sensing, activity or inactivity, stationary/motion detection and wakeup events.

The LSM6DSO supports main OS requirements, offering real, virtual and batch mode sensors. In addition, the LSM6DSO can efficiently run the sensor-related features specified in Android, saving power and enabling faster reaction time. In particular, the LSM6DSO has been designed to implement hardware features such as significant motion detection, stationary/motion detection, tilt, pedometer functions, timestamping and to support the data acquisition of an external magnetometer.

The LSM6DSO offers hardware flexibility to connect the pins with different mode connections to external sensors to expand functionalities such as adding a sensor hub, auxiliary SPI, etc.

Up to 9 kbytes of FIFO with compression and dynamic allocation of significant data (i.e. external sensors, timestamp, etc.) allows overall power saving of the system.

Like the entire portfolio of MEMS sensor modules, the LSM6DSO leverages the robust and mature in-house manufacturing processes already used for the production of micromachined accelerometers and gyroscopes. The various sensing elements are manufactured using specialized micromachining processes, while the IC interfaces are developed using CMOS technology that allows the design of a dedicated circuit which is trimmed to better match the characteristics of the sensing element.

The LSM6DSO is available in a small plastic land grid array (LGA) package of $2.5 \times 3.0 \times 0.83$ mm to address ultra-compact solutions.

DS12140 - Rev 2 page 3/172



2 Embedded low-power features

The LSM6DSO has been designed to be fully compliant with Android, featuring the following on-chip functions:

- 9 kybtes data buffering, data can be compressed two or three times
 - 100% efficiency with flexible configurations and partitioning
 - Possibility to store timestamp
- Event-detection interrupts (fully configurable)
 - Free-fall
 - Wakeup
 - 6D orientation
 - Click and double-click sensing
 - Activity/Inactivity recognition
 - Stationary/Motion detection
- Specific IP blocks with negligible power consumption and high-performance
 - Pedometer functions: step detector and step counters
 - Til
 - Significant Motion Detection
 - Finite State Machine (FSM) for accelerometer, gyroscope, and external sensors
- Sensor hub
 - Up to 6 total sensors: 2 internal (accelerometer and gyroscope) and 4 external sensors

2.1 Tilt detection

The tilt function helps to detect activity change and has been implemented in hardware using only the accelerometer to achieve targets of both ultra-low power consumption and robustness during the short duration of dynamic accelerations.

The tilt function is based on a trigger of an event each time the device's tilt changes and can be used with different scenarios, for example:

- Triggers when phone is in a front pants pocket and the user goes from sitting to standing or standing to sitting;
- 2. Doesn't trigger when phone is in a front pants pocket and the user is walking, running or going upstairs.

2.2 Significant Motion Detection

The Significant Motion Detection (SMD) function generates an interrupt when a 'significant motion', that could be due to a change in user location, is detected. In the LSM6DSO device this function has been implemented in hardware using only the accelerometer.

SMD functionality can be used in location-based applications in order to receive a notification indicating when the user is changing location.

2.3 Finite State Machine

The LSM6DSO can be configured to generate interrupt signals activated by user-defined motion patterns. To do this, up to 16 embedded finite state machines can be programmed independently for motion detection such as glance gestures, absolute wrist tilt, shake and double-shake detection.

Definition of Finite State Machine

A state machine is a mathematical abstraction used to design logic connections. It is a behavioral model composed of a finite number of states and transitions between states, similar to a flow chart in which one can inspect the way logic runs when certain conditions are met. The state machine begins with a start state, goes to different states through transitions dependent on the inputs, and can finally end in a specific state (called stop state). The current state is determined by the past states of the system. Figure 1. Generic state machine shows a generic state machine.

DS12140 - Rev 2 page 4/172






Figure 1. Generic state machine

Finite State Machine in the LSM6DSO

The LSM6DSO works as a combo accelerometer-gyroscope sensor, generating acceleration and angular rate output data. It is also possible to connect an external sensor (magnetometer) by using the Sensor Hub feature (Mode 2). These data can be used as input of up to 16 programs in the embedded Finite State Machine (Figure 2. State machine in the LSM6DSO).

All 16 finite state machines are independent: each one has its dedicated memory area and it is independently executed. An interrupt is generated when the end state is reached or when some specific command is performed.

LSM6DSO

GYR [LSB]

SIGNAL

CONDITIONING

EXT. SENSOR (MAG) [LSB]

(optional)

X = 1..16

Figure 2. State machine in the LSM6DSO

DS12140 - Rev 2 page 5/172



3 Pin description

Figure 3. Pin connections

3.1 Pin connections

The LSM6DSO offers flexibility to connect the pins in order to have four different mode connections and functionalities. In detail:

• Mode 1: I²C / MIPI I3CSM slave interface or SPI (3- and 4-wire) serial interface is available;

Direction of detectable angular rate (top view)

- Mode 2: I²C / MIPI I3CSM slave interface or SPI (3- and 4-wire) serial interface and I²C interface master for external sensor connections are available;
- Mode 3: I²C / MIPI I3CSM slave interface or SPI (3- and 4-wire) serial interface is available for the application processor interface while an auxiliary SPI (3- and 4-wire) serial interface for external sensor connections is available for the gyroscope ONLY;
- **Mode 4:** I²C / MIPI I3CSM slave interface or SPI (3- and 4-wire) serial interface is available for the application processor interface while an auxiliary SPI (3- and 4-wire) serial interface for external sensor connections is available for the accelerometer and gyroscope.

DS12140 - Rev 2 page 6/172



Mode 1 Mode 2 Mode 3 Mode 4 **HOST HOST HOST HOST** I²C / MIPI I3CSM / I²C / I²C / I2C / MIPI I3CSM / SPI (3/4-w) MIPI I3CSM/ MIPI I3CSM/ SPI (3/4-w) SPI (3/4-w) SPI (3/4-w) LSM6DSO LSM6DSO LSM6DSO LSM6DSO Master I²C Aux SPI (3/4-w) For gyro data only Aux SPI (3/4-w) For XL and gyro data Camera Camera External module module sensors

Figure 4. LSM6DSO connection modes

In the following table each mode is described for the pin connections and function.

Table 1. Pin description

Pin#	Name	Mode 1 function	Mode 2 function	Mode 3 / Mode 4 function
1	SDO/SA0	SPI 4-wire interface serial data output (SDO)	SPI 4-wire interface serial data output (SDO)	SPI 4-wire interface serial data output (SDO)
'	SDO/SAU	I ² C least significant bit of the device address (SA0)	I ² C least significant bit of the device address (SA0)	I ² C least significant bit of the device address (SA0)
2	SDx	Connect to VDDIO or GND	I ² C serial data master (MSDA)	Auxiliary SPI 3/4-wire interface serial data input (SDI) and SPI 3-wire serial data output (SDO)
3	SCx	Connect to VDDIO or GND	I ² C serial clock master (MSCL)	Auxiliary SPI 3/4-wire interface serial port clock (SPC_Aux)
4	INT1		Programmable interrupt in I ² C and	SPI
5	VDDIO ⁽¹⁾		Power supply for I/O pins	
6	GND		0 V supply	
7	GND		0 V supply	
8	VDD ⁽¹⁾		Power supply	
9	INT2	Programmable interrupt 2 (INT2) / Data enable (DEN)	Programmable interrupt 2 (INT2)/ Data enable (DEN)/I ² C master external synchronization signal (MDRDY)	Programmable interrupt 2 (INT2)/ Data enable (DEN)
10	OCS_Aux	Leave unconnected ⁽²⁾	Leave unconnected ⁽²⁾	Auxiliary SPI 3/4-wire interface enable
11	SDO_Aux	Connect to VDD_IO or leave unconnected ⁽²⁾	Connect to VDD_IO or leave unconnected ⁽²⁾	Auxiliary SPI 3-wire interface: leave unconnected ⁽²⁾ Auxiliary SPI 4-wire interface: serial data output (SDO_Aux)

DS12140 - Rev 2 page 7/172



Pin#	Name	Mode 1 function	Mode 2 function	Mode 3 / Mode 4 function
12	CS	l²C/MIPI I3C SM /SPI mode selection (1: SPI idle mode / I²C/MIPI I3C SM communication enabled; 0: SPI communication mode / I²C/MIPI I3C SM disabled)	l²C/MIPI I3C SM /SPI mode selection (1: SPI idle mode / I²C/MIPI I3C SM communication enabled; 0: SPI communication mode / I²C/MIPI I3C SM disabled)	I ² C/MIPI I3C SM /SPI mode selection (1: SPI idle mode / I ² C/MIPI I3C SM communication enabled; 0: SPI communication mode / I ² C/MIPI I3C SM disabled)
13	SCL	l²C/MIPI I3C SM serial clock (SCL) SPI serial port clock (SPC)	I ² C/MIPI I3C SM serial clock (SCL) SPI serial port clock (SPC)	I²C/MIPI I3C SM serial clock (SCL) SPI serial port clock (SPC)
14	SDA	I ² C/MIPI I3C SM serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)	l ² C/MIPI I3C SM serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)	I ² C/MIPI I3C SM serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)

- 1. Recommended 100 nF filter capacitor.
- 2. Leave pin electrically unconnected and soldered to PCB.

DS12140 - Rev 2 page 8/172



4 Module specifications

4.1 Mechanical characteristics

0 Vdd = 1.8 V, T = 25 °C, unless otherwise noted.

Table 2. Mechanical characteristics

Symbol	Parameter	Test conditions	Min.	Typ.(1)	Max.	Unit	
				±2			
LA_FS	Linear acceleration management range			±4		g	
LA_F3	Linear acceleration measurement range			±8			
				±16			
				±125			
				±250			
G_FS	Angular rate measurement range			±500		dps	
				±1000			
				±2000			
		FS = ±2 g		0.061			
LA_So	Linear acceleration sensitivity ⁽²⁾	FS = ±4 <i>g</i>		0.122		mg/LSB	
LA_50	Linear acceleration sensitivity	FS = ±8 <i>g</i>		0.244		IIIg/LSB	
		FS = ±16 <i>g</i>		0.488			
		$FS = \pm 125 \text{ dps}$		4.375			
		$FS = \pm 250 \text{ dps}$		8.75			
G_So	Angular rate sensitivity ⁽²⁾	$FS = \pm 500 \text{ dps}$		17.50	mdps/	mdps/LSB	
		$FS = \pm 1000 \text{ dps}$		35			
		FS = ±2000 dps		70			
G_So%	Sensitivity tolerance ⁽³⁾	at component level		±1		%	
LA_SoDr	Linear acceleration sensitivity change vs. temperature(4)	from -40° to +85°		±0.01		%/°C	
G_SoDr	Angular rate sensitivity change vs. temperature ⁽⁴⁾	from -40° to +85°		±0.007		%/°C	
LA_TyOff	Linear acceleration zero-g level offset accuracy ⁽⁵⁾			±20		m <i>g</i>	
G_TyOff	Angular rate zero-rate level ⁽⁵⁾			±1		dps	
LA_OffDr	Linear acceleration zero-g level change vs. temperature ⁽⁴⁾			±0.1		mg/ °C	
G_OffDr	Angular rate typical zero-rate level change vs. temperature ⁽⁴⁾			±0.010		dps/°C	
Rn	Rate noise density in high-performance mode ⁽⁶⁾			3.8		mdps/√Hz	
RnRMS	Gyroscope RMS noise in normal/low-power mode ⁽⁷⁾			75		mdps	
		FS = ±2 g		70		µg/√Hz	
		FS = ±4 g		75			
An	Acceleration noise density in high-performance mode ⁽⁸⁾	FS = ±8 g		80			
		FS = ±16 <i>g</i>		110			

DS12140 - Rev 2 page 9/172



Symbol	Parameter	Test conditions	Min.	Typ.(1)	Max.	Unit
		FS = ±2 g		1.8		
	A 1 (1 PMG 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	FS = ±4 <i>g</i>		2.0		(DMC)
RMS	Acceleration RMS noise in normal/low-power mode ⁽⁹⁾ (10)	FS = ±8 <i>g</i>		2.4		mg(RMS)
		FS = ±16 g		3.0		
	Acceleration RMS noise in ultra-low-power mode ⁽⁹⁾⁽¹⁰⁾	FS = ±2 g		5.5		
				1.6(11)		
				12.5		
				26		
				52		
				104		
LA_ODR	Linear acceleration output data rate			208		
				416		
				833		
				1666		
				3332		
				6664		Hz
				12.5		
				26		
				52		
				104		
G_ODR	Angular rate output data rate			208 416		
				833		
				1666		
				3332		
				6664		
	Linear acceleration self-test output change(12)(13)(14)		50		1700	m <i>g</i>
Vst		FS = 250 dps	20		80	dps
	Angular rate self-test output change ⁽¹⁵⁾ (16)	FS = 2000 dps	150		700	dps
Тор	Operating temperature range		-40		+85	°C
	<u> </u>					

- 1. Typical specifications are not guaranteed.
- 2. Sensitivity values after factory calibration test and trimming.
- 3. Subject to change.
- 4. Measurements are performed in a uniform temperature setup and they are based on characterization data in a limited number of samples. Not measured during final test for production.
- 5. Values after factory calibration test and trimming.
- 6. Gyroscope rate noise density in high-performance mode is independent of the ODR and FS setting.
- 7. Gyroscope RMS noise in normal/low-power mode is independent of the ODR and FS setting.
- 8. Accelerometer noise density in high-performance mode is independent of the ODR.
- 9. Accelerometer RMS noise in normal/low-power/ultra-low-power mode is independent of the ODR.
- 10. Noise RMS related to BW = ODR/2.
- 11. This ODR is available when the accelerometer is in low-power mode.
- 12. The sign of the linear acceleration self-test output change is defined by the STx_XL bits in a dedicated register for all axes.

DS12140 - Rev 2 page 10/172



- 13. The linear acceleration self-test output change is defined with the device in stationary condition as the absolute value of: OUTPUT[LSb] (self-test enabled) OUTPUT[LSb] (self-test disabled). 1LSb = 0.061 mg at ±2 g full scale.
- 14. Accelerometer self-test limits are full-scale independent.
- 15. The sign of the angular rate self-test output change is defined by the STx_G bits in a dedicated register for all axes
- 16. The angular rate self-test output change is defined with the device in stationary condition as the absolute value of: OUTPUT[LSb] (self-test enabled) OUTPUT[LSb] (self-test disabled). 1LSb = 70 mdps at ±2000 dps full scale.

DS12140 - Rev 2 page 11/172



4.2 Electrical characteristics

@ Vdd = 1.8 V, T = 25 °C, unless otherwise noted.

Table 3. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ.(1)	Max.	Unit
Vdd	Supply voltage		1.71	1.8	3.6	V
Vdd_IO	Power supply for I/O		1.62		3.6	V
IddHP	Gyroscope and accelerometer current consumption in high-performance mode			0.55		mA
LA_lddHP	Accelerometer current consumption in high-performance mode			170		μA
	Accelerometer current concumption in law navier made	ODR = 52 Hz		26		
LA_lddLP	Accelerometer current consumption in low-power mode	ODR = 1.6 Hz		4.5		μA
LA IddULP	Assolarameter current consumption in ultra law navor made	ODR = 52 Hz		9.5		
LA_IddOLP	Accelerometer current consumption in ultra-low-power mode	ODR = 1.6 Hz		4.4		μA
IddPD	Gyroscope and accelerometer current consumption during power-down			3		μA
Ton	Turn-on time			35		ms
V _{IH}	Digital high-level input voltage		0.7 * VDD_IO			V
V _{IL}	Digital low-level input voltage				0.3 * VDD_IO	V
V _{OH}	High-level output voltage	I _{OH} = 4 mA ⁽²⁾	VDD_IO - 0.2			V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA ⁽²⁾			0.2	V
Тор	Operating temperature range		-40		+85	°C

^{1.} Typical specifications are not guaranteed.

4.3 Temperature sensor characteristics

0 Vdd = 1.8 V, T = 25 °C unless otherwise noted.

Table 4. Temperature sensor characteristics

Symbol	Parameter	Test condition	Min.	Typ. ⁽¹⁾	Max.	Unit
TODR ⁽²⁾	Temperature refresh rate			52		Hz
Toff	Temperature offset ⁽³⁾		-15		+15	°C
TSen	Temperature sensitivity			256		LSB/°C
TST	Temperature stabilization time ⁽⁴⁾				500	μs
T_ADC_res	Temperature ADC resolution			16		bit
Тор	Operating temperature range		-40		+85	°C

^{1.} Typical specifications are not guaranteed.

DS12140 - Rev 2 page 12/172

^{2. 4} mA is the maximum driving capability, i.e. the maximum DC current that can be sourced/sunk by the digital pin in order to guarantee the correct digital output voltage levels V_{OH} and V_{OL} .

^{2.} When the accelerometer is in low-power mode or ultra-low-power mode and the gyroscope part is turned off, the TODR value is equal to the accelerometer ODR.

^{3.} The output of the temperature sensor is 0 LSB (typ.) at 25 °C.

^{4.} Time from power ON to valid data based on characterization data.



4.4 Communication interface characteristics

4.4.1 SPI - serial peripheral interface

Subject to general operating conditions for Vdd and Top.

Table 5. SPI slave timing values (in mode 3)

Symbol	Parameter	Value ⁽¹⁾		Unit
Symbol	raiametei	Min	Max	Oiiit
t _{c(SPC)}	SPI clock cycle	100		ns
f _{c(SPC)}	SPI clock frequency		10	MHz
t _{su(CS)}	CS setup time	5		
t _{h(CS)}	CS hold time	20		
t _{su(SI)}	SDI input setup time	5		
t _{h(SI)}	SDI input hold time	15		ns
t _{v(SO)}	SDO valid output time		50	
t _{h(SO)}	SDO output hold time	5		
t _{dis(SO)}	SDO output disable time		50	

^{1.} Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production




Figure 5. SPI slave timing diagram (in mode 3)

Note: Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO for both input and output ports.

DS12140 - Rev 2 page 13/172



4.4.2 I²C - inter-IC control interface

Subject to general operating conditions for Vdd and Top.

Table 6. I²C slave timing values

Symbol	Parameter	I ² C standa	I ² C standard mode ⁽¹⁾		I ² C fast mode ⁽¹⁾	
Syllibol	Farameter	Min	Max	Min	Max	Unit
f _(SCL)	SCL clock frequency	0	100	0	400	kHz
t _{w(SCLL)}	SCL clock low time	4.7		1.3		
t _{w(SCLH)}	SCL clock high time	4.0		0.6		μs
t _{su(SDA)}	SDA setup time	250		100		ns
t _{h(SDA)}	SDA data hold time	0	3.45	0	0.9	μs
t _{h(ST)}	START condition hold time	4		0.6		
t _{su(SR)}	Repeated START condition setup time	4.7		0.6		1
t _{su(SP)}	STOP condition setup time	4		0.6		μs
t _{w(SP:SR)}	Bus free time between STOP and START condition	4.7		1.3		

^{1.} Data based on standard I²C protocol requirement, not tested in production.

START

Figure 6. I²C slave timing diagram

Note: Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO for both ports.

DS12140 - Rev 2 page 14/172



4.5 Absolute maximum ratings

Stresses above those listed as "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 7. Absolute maximum ratings

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 4.8	V
T _{STG}	Storage temperature range	-40 to +125	°C
Sg	Acceleration g for 0.2 ms	20,000	g
ESD	Electrostatic discharge protection (HBM)	2	kV
Vin	Input voltage on any control pin (including CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0)	-0.3 to Vdd_IO +0.3	V

Note: Supply voltage on any pin should never exceed 4.8 V.



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.

DS12140 - Rev 2 page 15/172



4.6 Terminology

4.6.1 Sensitivity

Linear acceleration sensitivity can be determined, for example, by applying 1 g acceleration to the device. Because the sensor can measure DC accelerations, this can be done easily by pointing the selected axis towards the ground, noting the output value, rotating the sensor 180 degrees (pointing towards the sky) and noting the output value again. By doing so, ± 1 g acceleration is applied to the sensor. Subtracting the larger output value from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and over time. The sensitivity tolerance describes the range of sensitivities of a large number of sensors (see Table 2).

An angular rate gyroscope is a device that produces a positive-going digital output for counterclockwise rotation around the axis considered. Sensitivity describes the gain of the sensor and can be determined by applying a defined angular velocity to it. This value changes very little over temperature and time (see Table 2).

4.6.2 Zero-g and zero-rate level

Linear acceleration zero-*g* level offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady state on a horizontal surface will measure 0 g on both the X-axis and Y-axis, whereas the Z-axis will measure 1 *g*. Ideally, the output is in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as 2's complement number). A deviation from the ideal value in this case is called zero-*g* offset.

Offset is to some extent a result of stress to MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Linear acceleration zero-*g* level change vs. temperature" in Table 2. Mechanical characteristics. The zero-*g* level tolerance (TyOff) describes the standard deviation of the range of zero-*g* levels of a group of sensors.

Zero-rate level describes the actual output signal if there is no angular rate present. The zero-rate level of precise MEMS sensors is, to some extent, a result of stress to the sensor and therefore the zero-rate level can slightly change after mounting the sensor onto a printed circuit board or after exposing it to extensive mechanical stress. This value changes very little over temperature and time (see Table 2. Mechanical characteristics).

DS12140 - Rev 2 page 16/172



5 Digital interfaces

5.1 I²C/SPI interface

The registers embedded inside the LSM6DSO may be accessed through both the I²C and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode. The device is compatible with SPI modes 0 and 3.

The serial interfaces are mapped onto the same pins. To select/exploit the I^2C interface, the CS line must be tied high (i.e connected to Vdd_IO).

Pin description Pin name SPI enable I²C/SPI mode selection (1: SPI idle mode / I²C communication enabled; CS 0: SPI communication mode / I2C disabled) I2C Serial Clock (SCL) SCL/SPC SPI Serial Port Clock (SPC) I2C Serial Data (SDA) SDA/SDI/SDO SPI Serial Data Input (SDI) 3-wire Interface Serial Data Output (SDO) SPI Serial Data Output (SDO) SDO/SA0 I2C less significant bit of the device address

Table 8. Serial interface pin description

5.1.1 I²C serial interface

The LSM6DSO I²C is a bus slave. The I²C is employed to write the data to the registers, whose content can also be read back.

The relevant I²C terminology is provided in the table below.

Table 9. I²C terminology

Term	Description			
Transmitter	The device which sends data to the bus			
Receiver	The device which receives data from the bus			
Master	The device which initiates a transfer, generates clock signals and terminates a transfer			
Slave	Slave The device addressed by the master			

There are two signals associated with the I²C bus: the serial clock line (SCL) and the Serial DAta line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines must be connected to Vdd_IO through external pull-up resistors. When the bus is free, both the lines are high.

The I²C interface is implemented with fast mode (400 kHz) I²C standards as well as with the standard mode. In order to disable the I²C block, (I2C disable) = 1 must be written in CTRL4 C (13h).

DS12140 - Rev 2 page 17/172



I²C operation

The transaction on the bus is started through a START (ST) signal. A START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master.

The Slave ADdress (SAD) associated to the LSM6DSO is 110101xb. The SDO/SA0 pin can be used to modify the less significant bit of the device address. If the SDO/SA0 pin is connected to the supply voltage, LSb is '1' (address 1101011b); else if the SDO/SA0 pin is connected to ground, the LSb value is '0' (address 1101010b). This solution permits to connect and address two different inertial modules to the same I²C bus.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

The I²C embedded inside the LSM6DSO behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, an 8-bit sub-address (SUB) is transmitted. The increment of the address is configured by the CTRL3_C (12h) (IF_INC).

The slave address is completed with a Read/Write bit. If the bit is '1' (Read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (Write) the master will transmit to the slave with direction unchanged. Table 10 explains how the SAD+Read/Write bit pattern is composed, listing all the possible configurations.

Table 10. SAD+Read/Write patterns

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	110101	0	1	11010101 (D5h)
Write	110101	0	0	11010100 (D4h)
Read	110101	1	1	11010111 (D7h)
Write	110101	1	0	11010110 (D6h)

Table 11. Transfer when master is writing one byte to slave

Master	ST	SAD + W		SUB		DATA		SP
Slave			SAK		SAK		SAK	

Table 12. Transfer when master is writing multiple bytes to slave

Master	ST	SAD + W		SUB		DATA		DATA		SP
Slave			SAK		SAK		SAK		SAK	

Table 13. Transfer when master is receiving (reading) one byte of data from slave

Master	ST	SAD + W		SUB		SR	SAD + R			NMAK	SP
Slave			SAK		SAK			SAK	DATA		

Table 14. Transfer when master is receiving (reading) multiple bytes of data from slave

											1
Master	ST	SAD+W	SUB	SR	SAD+R		MAK	MAK	NMAK	SP	

DS12140 - Rev 2 page 18/172



Slave		SAK	SAK		SAK	DATA	DATA	DATA	

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the Most Significant bit (MSb) first. If a receiver can't receive another complete byte of data until it has performed some other function, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver doesn't acknowledge the slave address (i.e. it is not able to receive because it is performing some real-time function) the data line must be left HIGH by the slave. The master can then abort the transfer. A LOW to HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

In the presented communication format MAK is Master acknowledge and NMAK is No Master Acknowledge.


DS12140 - Rev 2 page 19/172



5.1.2 SPI bus interface

The LSM6DSO SPI is a bus slave. The SPI allows writing and reading the registers of the device. The serial interface communicates to the application using 4 wires: **CS**, **SPC**, **SDI** and **SDO**.

Figure 7. Read and write protocol (in mode 3)



CS is the serial port enable and it is controlled by the SPI master. It goes low at the start of the transmission and goes back high at the end. **SPC** is the serial port clock and it is controlled by the SPI master. It is stopped high when **CS** is high (no transmission). **SDI** and **SDO** are, respectively, the serial port data input and output. Those lines are driven at the falling edge of **SPC** and should be captured at the rising edge of **SPC**.

Both the read register and write register commands are completed in 16 clock pulses or in multiples of 8 in case of multiple read/write bytes. Bit duration is the time between two falling edges of **SPC**. The first bit (bit 0) starts at the first falling edge of **SPC** after the falling edge of **CS** while the last bit (bit 15, bit 23, ...) starts at the last falling edge of **SPC** just before the rising edge of **CS**.

bit 0: RW bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) from the device is read. In latter case, the chip will drive **SDO** at the start of bit 8.

bit 1-7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DI(7:0) (write mode). This is the data that is written into the device (MSb first).


bit 8-15: data DO(7:0) (read mode). This is the data that is read from the device (MSb first).

In multiple read/write commands further blocks of 8 clock periods will be added. When the CTRL3_C (12h) (IF_INC) bit is '0', the address used to read/write data remains the same for every block. When the CTRL3_C (12h) (IF_INC) bit is '1', the address used to read/write data is increased at every block.

The function and the behavior of SDI and SDO remain unchanged.

SPI read

Figure 8. SPI read protocol (in mode 3)



The SPI Read command is performed with 16 clock pulses. A multiple byte read command is performed by adding blocks of 8 clock pulses to the previous one.

bit 0: READ bit. The value is 1.

bit 1-7: address AD(6:0). This is the address field of the indexed register.


bit 8-15: data DO(7:0) (read mode). This is the data that will be read from the device (MSb first).

bit 16-...: data DO(...-8). Further data in multiple byte reads.

DS12140 - Rev 2 page 20/172




Figure 9. Multiple byte SPI read protocol (2-byte example) (in mode 3)



SPI write

Figure 10. SPI write protocol (in mode 3)



The SPI Write command is performed with 16 clock pulses. A multiple byte write command is performed by adding blocks of 8 clock pulses to the previous one.


bit 0: WRITE bit. The value is 0.

bit 1 -7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DI(7:0) (write mode). This is the data that is written inside the device (MSb first).

bit 16-...: data DI(...-8). Further data in multiple byte writes.

Figure 11. Multiple byte SPI write protocol (2-byte example) (in mode 3)




SPI read in 3-wire mode

A 3-wire mode is entered by setting the CTRL3_C (12h) (SIM) bit equal to '1' (SPI serial interface mode selection).

DS12140 - Rev 2 page 21/172



Figure 12. SPI read protocol in 3-wire mode (in mode 3)



The SPI read command is performed with 16 clock pulses:

bit 0: READ bit. The value is 1.

bit 1-7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DO(7:0) (read mode). This is the data that is read from the device (MSb first).

A multiple read command is also available in 3-wire mode.

DS12140 - Rev 2 page 22/172



5.2 MIPI I3CSM interface

5.2.1 MIPI I3CSM slave interface

The LSM6DSO interface includes a MIPI I3C SM SDR only slave interface (compliant with release 1.0 of the specification) with MIPI I3C SM SDR embedded features:

- CCC command
- Direct CCC communication (SET and GET)
- Broadcast CCC communication
- Private communications
- · Private read and write for single byte
- Multiple read and write
- In-Band Interrupt request

Error Detection and Recovery Methods (S0-S6)

Note: Refer to Section 5.3 I²C/I3C coexistence in LSM6DSO for details concerning the choice of the interface when powering up the device.

5.2.2 MIPI I3CSM CCC supported commands

The list of MIPI I3CSM CCC commands supported by the device is detailed in the following table.

Table 15. MIPI I3CSM CCC commands

Command	Command code	Default	Description
ENTDAA	0x07		DAA procedure
SETDASA	0x87		Assign Dynamic Address using Static Address 0x6B/0x6A depending on SDO pin
ENEC	0x80 / 0x00		Slave activity control (direct and broadcast)
DISEC	0x81/ 0x01		Slave activity control (direct and broadcast)
ENTAS0	0x82 / 0x02		Enter activity state (direct and broadcast)
ENTAS1	0x83 / 0x03		Enter activity state (direct and broadcast)
ENTAS2	0x84 / 0x04		Enter activity state (direct and broadcast)
ENTAS3	0x85 / 0x05		Enter activity state (direct and broadcast)
SETXTIME	0x98 / 0x28		Timing information exchange
GETXTIME	0x99	0x07 0x00 0x05 0x92	Timing information exchange
RSTDAA	0x86 / 0x06		Reset the assigned dynamic address (direct and broadcast)
SETMWL	0x89 / 0x08		Define maximum write length during private write (direct and broadcast)
SETMRL	0x8A / 0x09		Define maximum read length during private read (direct and broadcast)
SETNEWDA	0x88		Change dynamic address
GETMWL	0x8B	0x00 0x08 (2 byte)	Get maximum write length during private write

DS12140 - Rev 2 page 23/172



Command	Command code	Default	Description
		0x00	
GETMRL	0x8C	0x10	Get maximum read length during private read
GLTWINE	UXOC	0x09	Get maximum read length duning private read
		(3 byte)	
		0x02	
		0x08	
GETPID	0x8D	0x00	Device ID register
GLIFID		0x6C	Device in register
		0x10	
		0x0B	
GETBCR	0x8E	0x07	Pue characteristics register
GEIBUR	UXOE	(1 byte)	Bus characteristics register
GETDCR	0x8F	0x44 default	MIPI I3C SM Device Characteristic Register
		0x00	
GETSTATUS	0x90	0x00	Status register
		(2 byte)	
		0x00	
GETMXDS	0x94	0x20	Return max data speed
		(2 byte)	

DS12140 - Rev 2 page 24/172




5.3 I²C/I3C coexistence in LSM6DSO

In the LSM6DSO, the SDA and SCL lines are common to both I²C and I3C. The I²C bus requires anti-spike filters on the SDA and SCL pins that are not compatible with I3C timing.

The device can be connected to both I²C and I3C or only to the I3C bus depending on the connection of the INT1 pin when the device is powered up:


- INT1 pin floating (internal pull-down): I²C/I3C both active, see Figure 13
- INT1 pin connected to VDD_IO: only I3C active, see Figure 14

Figure 13. I²C and I3C both active (INT1 pin not connected)



 Address assignment (DAA or ENTDA) must be performed with I²C Fast Mode Plus Timing. When the slave is addressed, the I²C slave is disabled and the timing is compatible with I3C specifications.

Figure 14. Only I3C active (INT1 pin connected to VDD_IO)



 When the slave is I3C only, the I2C slave is always disabled. The address can be assigned using I3C SDR timing.

DS12140 - Rev 2 page 25/172



5.4 Master I²C interface

If the LSM6DSO is configured in Mode 2, a master I²C line is available. The master serial interface is mapped in the following dedicated pins.

Table 16. Master I²C pin details

Pin name	Pin description
MSCL	I²C serial clock master
MSDA	I ² C serial data master
MDRDY	I ² C master external synchronization signal

5.5 Auxiliary SPI interface

If the LSM6DSO is configured in Mode 3 or Mode 4, the auxiliary SPI is available. The auxiliary SPI interface is mapped to the following dedicated pins.

Table 17. Auxiliary SPI pin details

Pin name	Pin description				
OCS_Aux Auxiliary SPI 3/4-wire enable					
SDx	Auxiliary SPI 3/4-wire data input (SDI_Aux) and SPI 3-wire data output (SDO_Aux)				
SCx	Auxiliary SPI 3/4-wire interface serial port clock				
SDO_Aux Auxiliary SPI 4-wire data output (SDO_Aux)					

When the LSM6DSO is configured in Mode 3 or Mode 4, the auxiliary SPI can be connected to a camera module for OIS/EIS support. In this configuration, the auxiliary SPI can write only to the dedicated registers INT_OIS (6Fh), CTRL1_OIS (70h), CTRL2_OIS (71h), CTRL3_OIS (72h). All the registers are accessible in Read mode from both the primary interface and auxiliary SPI.

Mode 3 is enabled when the OIS_EN_SPI2 bit in CTRL1_OIS (70h) register is set to 1.

Mode 4 is enabled when both the OIS_EN_SPI2 bit and the Mode4_EN bit in CTRL1_OIS (70h) register are set to 1.

DS12140 - Rev 2 page 26/172



6 Functionality

6.1 Operating modes

In the LSM6DSO, the accelerometer and the gyroscope can be turned on/off independently of each other and are allowed to have different ODRs and power modes.

The LSM6DSO has three operating modes available:

- only accelerometer active and gyroscope in power-down
- only gyroscope active and accelerometer in power-down
- · both accelerometer and gyroscope sensors active with independent ODR

The accelerometer is activated from power-down by writing ODR_XL[3:0] in CTRL1_XL (10h) while the gyroscope is activated from power-down by writing ODR_G[3:0] in CTRL2_G (11h). For combo mode the ODRs are totally independent.

6.2 Accelerometer power modes

In the LSM6DSO, the accelerometer can be configured in five different operating modes: power-down, ultra-low-power, low-power, normal mode and high-performance mode. The operating mode selected depends on the value of the XL_HM_MODE bit in CTRL6_C (15h). If XL_HM_MODE is set to '0', high-performance mode is valid for all ODRs (from 12.5 Hz up to 6.66 kHz).

To enable the low-power and normal mode, the XL_HM_MODE bit has to be set to '1'. Low-power mode is available for lower ODRs (1.6, 12.5, 26, 52 Hz) while normal mode is available for ODRs equal to 104 and 208 Hz.

6.2.1 Accelerometer ultra-low-power mode

The LSM6DSO can be configured in ultra-low-power (ULP) mode by setting the XL_ULP_EN bit to 1 in CTRL5_C (14h) register. This mode can be used in accelerometer-only mode (gyroscope sensor must be configured in power-down mode) and for ODR_XL values between 1.6 Hz and 208 Hz.

When ULP mode is intended to be used, the bit XL HM MODE must be set to 0.

When ULP mode is switched ON/OFF, the accelerometer must be configured in power-down condition.

ULP mode cannot be used in Mode 3 or Mode 4 connection modes.

The embedded functions based on accelerometer data (free-fall, 6D/4D, tap, double tap, wake-up, activity/ inactivity, stationary/motion, step counter, step detection, significant motion, tilt) and the FIFO batching functionality are still supported when ULP mode is enabled.

6.3 Gyroscope power modes

In the LSM6DSO, the gyroscope can be configured in four different operating modes: power-down, low-power, normal mode and high-performance mode. The operating mode selected depends on the value of the G_HM_MODE bit in CTRL7_G (16h). If G_HM_MODE is set to '0', high-performance mode is valid for all ODRs (from 12.5 Hz up to 6.66 kHz).


To enable the low-power and normal mode, the G_HM_MODE bit has to be set to '1'. Low-power mode is available for lower ODRs (12.5, 26, 52 Hz) while normal mode is available for ODRs equal to 104 and 208 Hz.

DS12140 - Rev 2 page 27/172



6.4 Block diagram of filters

Figure 15. Block diagram of filters




6.4.1 Block diagrams of the accelerometer filters

In the LSM6DSO, the filtering chain for the accelerometer part is composed of the following:

- Analog filter (anti-aliasing)
- Digital filter (LPF1)
- Composite filter

Details of the block diagram appear in the following figure.

Figure 16. Accelerometer UI chain



DS12140 - Rev 2 page 28/172






Figure 17. Accelerometer composite filter

1. The cutoff value of the LPF1 output is ODR/2 when the accelerometer is in high-performance mode. This value is equal to 700 Hz when the accelerometer is in low-power or normal mode.

Note: Advanced functions include pedometer, step detector and step counter, significant motion detection, and tilt functions.

The accelerometer filtering chain when Mode 4 is enabled is illustrated in the following figure.

Analog Anti-aliasing LP Filter LPF_OIS SPI_Aux

FILTER_XL_CONF_OIS[2:0]

UI chain

Figure 18. Accelerometer chain with Mode 4 enabled

DS12140 - Rev 2 page 29/172



Note: Mode 4 is enabled when Mode4_EN = 1 and OIS_EN_SPI2 = 1 in CTRL1_OIS (70h).

The configuration of the accelerometer UI chain is not affected by enabling Mode 4.

Accelerometer output values are in registers OUTX_L_A (28h) and OUTX_H_A (29h) through not found and ODR at 6.66 kHz.


Accelerometer full-scale management between the UI chain and OIS chain depends on the setting of the XL FS MODE bit in register CTRL8 XL (17h).

6.4.2 Block diagrams of the gyroscope filters

In the LSM6DSO, the gyroscope filtering chain depends on the mode configuration:

 Mode 1 (for User Interface (UI) and Electronic Image Stabilization (EIS) functionality through primary interface) and Mode 2

Figure 19. Gyroscope digital chain - Mode 1 (UI/EIS) and Mode 2



In this configuration, the gyroscope ODR is selectable from 12.5 Hz up to 6.66 kHz. A low-pass filter (LPF1) is available if the auxiliary SPI is disabled, for more details about the filter characteristics see Table 60. Gyroscope LPF1 bandwidth selection.

The digital LPF2 filter cannot be configured by the user and its cutoff frequency depends on the selected gyroscope ODR, as indicated in the following table.

Gyroscope ODR [Hz] LPF2 cutoff [Hz] 12.5 4.2 26 8.3 16.6 52 104 33.0 208 66.8 417 135.9 833 295.5 1667 1108.1 3333 1320.7 6667 1441.8

Table 18. Gyroscope LPF2 bandwidth selection


Note: Data can be acquired from the output registers and FIFO over the primary I²C/I³C/SPI interface.

DS12140 - Rev 2 page 30/172



Mode 3 / Mode 4 (for OIS and EIS functionality)

Figure 20. Gyroscope digital chain - Mode 3 / Mode 4 (OIS/EIS)



- 1. When Mode3/4 is enabled, the LPF1 filter is not available in the gyroscope UI chain.
- 2. It is recommended to avoid using the LPF1 filter in Mode1/2 when Mode3/4 is intended to be used.
- 3. HP_EN_OIS can be used to select the HPF on the OIS path only if the HPF is not used in the UI chain. If both the HP_EN_G bit and HP_EN_OIS bit are set to 1, the HP filter is applied to the UI chain only.

The auxiliary interface needs to be enabled in CTRL1 OIS (70h).

In Mode 3/4 configuration, there are two paths:

- the chain for User Interface (UI) where the ODR is selectable from 12.5 Hz up to 6.66 kHz
- the chain for OIS/EIS where the ODR is at 6.66 kHz and the LPF1 is available. The LPF1 configuration depends on the setting of the FTYPE_[1;0]_OIS bit in register CTRL2_OIS (71h); for more details about the filter characteristics see Table 151. Gyroscope OIS chain digital LPF1 filter bandwidth selection. Gyroscope output values are in registers 22h to 27h with the selected full scale (FS[1:0]_G_OIS bit in CTRL1_OIS (70h)).

DS12140 - Rev 2 page 31/172



6.5 FIFO

The presence of a FIFO allows consistent power saving for the system since the host processor does not need continuously poll data from the sensor, but It can wake up only when needed and burst the significant data out from the FIFO.

The LSM6DSO embeds 3 kbytes of data in FIFO (up to 9 kbytes with the compression feature enabled) to store the following data:

- Gyroscope
- Accelerometer
- External sensors (up to 4)
- Step counter
- Timestamp
- Temperature

Writing data in the FIFO can be configured to be triggered by the:

- Accelerometer / gyroscope data-ready signal
- · Sensor hub data-ready signal
- · Step detection signal

The applications have maximum flexibility in choosing the rate of batching for physical sensors with FIFO-dedicated configurations: accelerometer, gyroscope and temperature sensor batching rates can be selected by the user. External sensor writing in FIFO can be triggered by the accelerometer data-ready signal or by an external sensor interrupt. The step counter can be stored in FIFO with associated timestamp each time a step is detected. It is possible to select decimation for timestamp batching in FIFO with a factor of 1, 8, or 32.

The reconstruction of a FIFO stream is a simple task thanks to the FIFO_DATA_OUT_TAG byte that allows recognizing the meaning of a word in FIFO.

FIFO allows correct reconstruction of the timestamp information for each sensor stored in FIFO. If a change in the ODR or BDR (Batching Data Rate) configuration is performed, the application can correctly reconstruct the timestamp and know exactly when the change was applied without disabling FIFO batching. FIFO stores information of the new configuration and timestamp in which the change was applied in the device.

Finally, FIFO embeds a compression algorithm that the user can enable in order to have up to 9 kbytes of data stored in FIFO and take advantage of interface communication length for FIFO flushing and communication power consumption.

The programmable FIFO watermark threshold can be set in FIFO_CTRL1 (07h) and FIFO_CTRL2 (08h) using the WTM[8:0] bits. To monitor the FIFO status, dedicated registers (FIFO_STATUS1 (3Ah), FIFO_STATUS2 (3Bh)) can be read to detect FIFO overrun events, FIFO full status, FIFO empty status, FIFO watermark status and the number of unread samples stored in the FIFO. To generate dedicated interrupts on the INT1 and INT2 pins of these status events, the configuration can be set in INT1_CTRL (0Dh) and INT2_CTRL (0Eh).

The FIFO buffer can be configured according to six different modes:

- Bypass mode
- FIFO mode
- Continuous mode
- Continuous-to-FIFO mode
- · Bypass-to-continuous mode
- Bypass-to-FIFO mode

Each mode is selected by the FIFO MODE [2:0] bits in the FIFO CTRL4 (0Ah) register.

6.5.1 Bypass mode

In Bypass mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 000), the FIFO is not operational and it remains empty. Bypass mode is also used to reset the FIFO when in FIFO mode.

DS12140 - Rev 2 page 32/172



6.5.2 FIFO mode

In FIFO mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 001) data from the output channels are stored in the FIFO until it is full.

To reset FIFO content, Bypass mode should be selected by writing FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0]) to '000'. After this reset command, it is possible to restart FIFO mode by writing FIFO_CTRL4 (0Ah) (FIFO MODE [2:0]) to '001'.

The FIFO buffer memorizes up to 9 kBytes of data (with compression enabled) but the depth of the FIFO can be resized by setting the WTM [8:0] bits in FIFO_CTRL1 (07h) and FIFO_CTRL2 (08h). If the STOP_ON_WTM bit in FIFO_CTRL2 (08h) is set to '1', FIFO depth is limited up to the WTM [8:0] bits in FIFO_CTRL1 (07h) and FIFO_CTRL2 (08h).

6.5.3 Continuous mode

Continuous mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 110) provides a continuous FIFO update: as new data arrives, the older data is discarded.

A FIFO threshold flag FIFO_STATUS2 (3Bh)(FIFO_WTM_IA) is asserted when the number of unread samples in FIFO is greater than or equal to FIFO_CTRL1 (07h) and FIFO_CTRL2 (08h)(WTM [8:0]).

It is possible to route the FIFO_WTM_IA flag to FIFO_CTRL2 (08h) to the INT1 pin by writing in register INT1_CTRL (0Dh)(INT1_FIFO_TH) = '1' or to the INT2 pin by writing in register INT2_CTRL (0Eh) (INT2_FIFO_TH) = '1'.

A full-flag interrupt can be enabled, INT1_CTRL (0Dh)(INT1_FIFO_FULL) = '1' or INT2_CTRL (0Eh) (INT2_FIFO_FULL) = '1', in order to indicate FIFO saturation and eventually read its content all at once.

If an overrun occurs, at least one of the oldest samples in FIFO has been overwritten and the FIFO_OVR_IA flag in FIFO_STATUS2 (3Bh) is asserted.

In order to empty the FIFO before it is full, it is also possible to pull from FIFO the number of unread samples available inFIFO STATUS1 (3Ah) and FIFO STATUS2 (3Bh)(DIFF FIFO [9:0]).

6.5.4 Continuous-to-FIFO mode

In Continuous-to-FIFO mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 011), FIFO behavior changes according to the trigger event detected in one of the following interrupt events:

- Single tap
- Double tap
- Wake-up
- Free-fall
- D6D

When the selected trigger bit is equal to '1', FIFO operates in FIFO mode.

When the selected trigger bit is equal to '0', FIFO operates in Continuous mode.

6.5.5 Bypass-to-Continuous mode

In Bypass-to-Continuous mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = '100'), data measurement storage inside FIFO operates in Continuous mode when selected triggers are equal to '1', otherwise FIFO content is reset (Bypass mode).

FIFO behavior changes according to the trigger event detected in one of the following interrupt events:

- Single tap
- Double tap
- Wake-up
- Free-fall
- D6D

DS12140 - Rev 2 page 33/172



6.5.6 Bypass-to-FIFO mode

In Bypass-to-FIFO mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = '111'), data measurement storage inside FIFO operates in FIFO mode when selected triggers are equal to '1', otherwise FIFO content is reset (Bypass mode).

FIFO behavior changes according to the trigger event detected in one of the following interrupt events:

- Single tap
- Double tap
- Wake-up
- Free-fall
- D6D

6.5.7 FIFO reading procedure

The data stored in FIFO are accessible from dedicated registers and each FIFO word is composed of 7 bytes: one tag byte (FIFO_DATA_OUT_TAG (78h), in order to identify the sensor, and 6 bytes of fixed data (FIFO_DATA_OUT_registers from (79h) to (7Eh)).

The DIFF_FIFO_[9:0] field in the FIFO_STATUS1 (3Ah) and FIFO_STATUS2 (3Bh) registers contains the number of words (1 byte TAG + 6 bytes DATA) collected in FIFO.

In addition, it is possible to configure a counter of the batch events of accelerometer or gyroscope sensors. The flag COUNTER_BDR_IA in FIFO_STATUS2 (3Bh) alerts that the counter reaches a selectable threshold (CNT_BDR_TH_[10:0] field in COUNTER_BDR_REG1 (0Bh) and COUNTER_BDR_REG2 (0Ch)). This allows triggering the reading of FIFO with the desired latency of one single sensor. The sensor is selectable using the TRIG_COUNTER_BDR bit in COUNTER_BDR_REG1 (0Bh). As for the other FIFO status events, the flag COUNTER_BDR_IA can be routed on the INT1 or INT2 pins by asserting the corresponding bits (INT1 CNT BDR of INT1 CTRL (0Dh) and INT2 CNT BDR of INT2 CTRL (0Eh)).

In order to maximize the amount of accelerometer and gyroscope data in FIFO, the user can enable the compression algorithm by setting to 1 both the FIFO_COMPR_EN bit in EMB_FUNC_EN_B (05h) (embedded functions registers bank) and the FIFO_COMPR_RT_EN bit in FIFO_CTRL2 (08h). When compression is enabled, it is also possible to force writing non-compressed data at a selectable rate using the UNCOPTR_RATE_[1:0] field in FIFO_CTRL2 (08h).

Meta information about accelerometer and gyroscope sensor configuration changes can be managed by enabling the ODR CHG EN bit in FIFO CTRL2 (08h).


DS12140 - Rev 2 page 34/172



7 Application hints

7.1 LSM6DSO electrical connections in Mode 1

Figure 21. LSM6DSO electrical connections in Mode 1



1. Leave pin electrically unconnected and soldered to PCB.

The device core is supplied through the Vdd line. Power supply decoupling capacitors (C1, C2 = 100 nF ceramic) should be placed as near as possible to the supply pin of the device (common design practice).

The functionality of the device and the measured acceleration/angular rate data is selectable and accessible through the SPI/I²C/MIPI I3CSM interface.


The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the SPI/I²C/MIPI I3CSM interface.

DS12140 - Rev 2 page 35/172



7.2 LSM6DSO electrical connections in Mode 2

Figure 22. LSM6DSO electrical connections in Mode 2



1. Leave pin electrically unconnected and soldered to PCB.

The device core is supplied through the Vdd line. Power supply decoupling capacitors (C1, C2 = 100 nF ceramic) should be placed as near as possible to the supply pin of the device (common design practice).

The functionality of the device and the measured acceleration/angular rate data is selectable and accessible through the SPI/I²C/MIPI I3CSM primary interface.


The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the SPI/I 2 C/MIPI I 3 C 5 M primary interface.

DS12140 - Rev 2 page 36/172



7.3 LSM6DSO electrical connections in Mode 3 and Mode 4

Figure 23. LSM6DSO electrical connections in Mode 3 and Mode 4 (auxiliary 3/4-wire SPI)



1. Leave pin electrically unconnected and soldered to PCB.

Note:

When Mode 3 and 4 are used, the pull-up on pins 10 and 11 can be disabled (refer to Table 19. Internal pin status). To avoid leakage current, it is recommended to not leave the SPI lines floating (also when the OIS system is off).

The device core is supplied through the Vdd line. Power supply decoupling capacitors (C1, C2 = 100 nF ceramic) should be placed as near as possible to the supply pin of the device (common design practice).

The functionality of the device is selectable and accessible through the SPI/I²C/MIPI I3CSM primary interface.

Measured acceleration/angular rate data is selectable and accessible through the SPI/I 2 C/MIPI I3C SM primary interface and auxiliary SPI.

The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the SPI/I²C/MIPI I3CSM interface.

DS12140 - Rev 2 page 37/172

pin#	Name	Mode 1 function	Mode 2 function	Mode 3 / Mode 4 function	Pin status Mode 1	Pin status Mode 2	Pin status Mode 3/4 ⁽¹⁾
13	SCL		I ² C/MIPI I3C SM serial clock (SCL) / SPI serial port clock (SPC)	I ² C/MIPI I3C SM serial clock (SCL) / SPI serial port clock (SPC)	Default: input without pull-up	Default: input without pull-up	Default: input without pull-up
14	SDA	I ² C/MIPI I3C SM serial data (SDA) / SPI serial data input (SDI) / 3-wire interface serial data output (SDO)	I ² C/MIPI I3C SM serial data (SDA) / SPI serial data input (SDI) / 3-wire interface serial data output (SDO)	I ² C/MIPI I3C SM serial data (SDA) / SPI serial data input (SDI) / 3-wire interface serial data output (SDO)	Default: input without pull-up	Default: input without pull-up	Default: input without pull-up

- 1. Mode 3 is enabled when the OIS_EN_SPI2 bit in the CTRL1_OIS (70h) register is set to 1. Mode 4 is enabled when both the OIS_EN_SPI2 bit and the Mode4_EN bit in the CTRL1_OIS (70h) register are set to 1.
- 2. INT1 must be set to '0' or left unconnected during power-on if the I²C/SPI interfaces are used.

Internal pull-up value is from 30 k Ω to 50 k Ω , depending on VDDIO.

Note: The procedure to enable the pull-up on pins 2 and 3 is as follows:

- 1. From the primary I²C/I³C/SPI interface: write 40h in register at address 01h (enable access to the sensor hub registers)
- 2. From the primary I²C/I³C/SPI interface: write 08h in register at address 14h (enable the pull-up on pins 2 and 3)
- 3. From the primary I²C/I³C/SPI interface: write 00h in register at address 01h (disable access to the sensor hub registers)





8 Register mapping

The table given below provides a list of the 8/16-bit registers embedded in the device and the corresponding addresses.

Table 20. Registers address map

		Register address		2.6.11	2
Name	Туре	Hex	Binary	Default	Comment
FUNC_CFG_ACCESS	RW	01	00000001	00000000	
PIN_CTRL	RW	02	0000010	00111111	
RESERVED	-	03-06			
FIFO_CTRL1	RW	07	00000111	00000000	
FIFO_CTRL2	RW	08	00001000	00000000	
FIFO_CTRL3	RW	09	00001001	00000000	
FIFO_CTRL4	RW	0A	00001010	00000000	
COUNTER_BDR_REG1	RW	0B	00001011	00000000	
COUNTER_BDR_REG2	RW	0C	00001100	00000000	
INT1_CTRL	RW	0D	00001101	00000000	
INT2_CTRL	RW	0E	00001110	00000000	
WHO_AM_I	R	0F	00001111	01101100	R (SPI2)
CTRL1_XL	RW	10	00010000	00000000	R (SPI2)
CTRL2_G	RW	11	00010001	00000000	R (SPI2)
CTRL3_C	RW	12	00010010	00000100	R (SPI2)
CTRL4_C	RW	13	00010011	00000000	R (SPI2)
CTRL5_C	RW	14	00010100	00000000	R (SPI2)
CTRL6_C	RW	15	00010101	00000000	R (SPI2)
CTRL7_G	RW	16	00010110	00000000	R (SPI2)
CTRL8_XL	RW	17	0001 0111	00000000	R (SPI2)
CTRL9_XL	RW	18	00011000	11100000	R (SPI2)
CTRL10_C	RW	19	00011001	00000000	R (SPI2)
ALL_INT_SRC	R	1A	00011010	output	
WAKE_UP_SRC	R	1B	00011011	output	
TAP_SRC	R	1C	00011100	output	
D6D_SRC	R	1D	00011101	output	
STATUS_REG ⁽¹⁾ / STATUS_SPIAux ⁽²⁾	R	1E	00011110	output	
RESERVED	-	1F	00011111		
OUT_TEMP_L	R	20	00100000	output	
OUT_TEMP_H	R	21	00100001	output	
OUTX_L_G	R	22	00100010	output	
OUTX_H_G	R	23	00100011	output	
OUTY_L_G	R	24	00100100	output	

DS12140 - Rev 2 page 40/172



Name	Toma	Register address		Default	Commont	
Name	Туре	Hex	Binary	- Default	Comment	
OUTY_H_G	R	25	00100101	output		
OUTZ_L_G	R	26	00100110	output		
OUTZ_H_G	R	27	00100111	output		
OUTX_L_A	R	28	00101000	output		
OUTX_H_A	R	29	00101001	output		
OUTY_L_A	R	2A	00101010	output		
OUTY_H_A	R	2B	00101011	output		
OUTZ_L_A	R	2C	00101100	output		
OUTZ_H_A	R	2D	00101101	output		
RESERVED	-	2E-34				
EMB_FUNC_STATUS_MAINPAGE	R	35	00110101	output		
FSM_STATUS_A_MAINPAGE	R	36	00110110	output		
FSM_STATUS_B_MAINPAGE	R	37	00110111	output		
RESERVED	-	38				
STATUS_MASTER_MAINPAGE	R	39	00111001	output		
FIFO_STATUS1	R	3A	00111010	output		
FIFO_STATUS2	R	3B	00111011	output		
RESERVED	-	3C-3F				
TIMESTAMP0	R	40	01000000	output	R (SPI2)	
TIMESTAMP1	R	41	01000001	output	R (SPI2)	
TIMESTAMP2	R	42	01000010	output	R (SPI2)	
TIMESTAMP3	R	43	01000011	output	R (SPI2)	
RESERVED	-	44-55				
TAP_CFG0	RW	56	01010110	00000000		
TAP_CFG1	RW	57	01010111	00000000		
TAP_CFG2	RW	58	01011000	00000000		
TAP_THS_6D	RW	59	01011001	00000000		
INT_DUR2	RW	5A	01011010	00000000		
WAKE_UP_THS	RW	5B	01011011	00000000		
WAKE_UP_DUR	RW	5C	01011100	00000000		
FREE_FALL	RW	5D	01011101	00000000		
MD1_CFG	RW	5E	01011110	00000000		
MD2_CFG	RW	5F	01011111	00000000		
RESERVED	-	60-61		00000000		
I3C_BUS_AVB	RW	62	01100010	00000000		
INTERNAL_FREQ_FINE	R	63	01100011	output		
RESERVED	-	64-6E				
INT_OIS	R	6F	01101111	00000000	RW (SPI2)	
CTRL1_OIS	R	70	01110000	00000000	RW (SPI2)	

DS12140 - Rev 2 page 41/172



Name	Time	Register address		- Default	Commont	
Name	Туре	Hex	Binary	Delault	Comment	
CTRL2_OIS	R	71	01110001	00000000	RW (SPI2)	
CTRL3_OIS	R	72	01110010	00000000	RW (SPI2)	
X_OFS_USR	RW	73	01110011	00000000		
Y_OFS_USR	RW	74	01110100	00000000		
Z_OFS_USR	RW	75	01110101	00000000		
RESERVED	-	76-77				
FIFO_DATA_OUT_TAG	R	78	01111000	output		
FIFO_DATA_OUT_X_L	R	79	01111001	output		
FIFO_DATA_OUT_X_H	R	7A	01111010	output		
FIFO_DATA_OUT_Y_L	R	7B	01111011	output		
FIFO_DATA_OUT_Y_H	R	7C	01111100	output		
FIFO_DATA_OUT_Z_L	R	7D	01111101	output		
FIFO_DATA_OUT_X_H	R	7E	01111110	output		

^{1.} This register status is read using the primary interface for user interface data.

DS12140 - Rev 2 page 42/172

^{2.} This register status is read using the auxiliary SPI for OIS data.



9 Register description

The device contains a set of registers which are used to control its behavior and to retrieve linear acceleration, angular rate and temperature data. The register addresses, made up of 7 bits, are used to identify them and to write the data through the serial interface.

9.1 FUNC_CFG_ACCESS (01h)

Enable embedded functions register (r/w)

Table 21. FUNC_CFG_ACCESS register

FUNC_CFG_ ACCESS	SHUB_REG ACCESS	0 ⁽¹⁾					
---------------------	--------------------	------------------	------------------	------------------	------------------	------------------	------------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 22. FUNC_CFG_ACCESS register description

FUNC CFG ACCESS	Enable access to the embedded functions configuration registers. (1)
. 6.10_0. 0_7.00_00	Default value: 0
SHUB REG ACCESS	Enable access to the sensor hub (I ² C master) registers. (2)
SHOD_NEO_ACCESS	Default value: 0

Details concerning the embedded functions configuration registers are available in Section 10 Embedded functions register mapping and Section 11 Embedded functions register description.

9.2 PIN CTRL (02h)

SDO, OCS_AUX, SDO_AUX pins pull-up enable/disable register (r/w)

Table 23. PIN_CTRL register

OIS_ PU_DIS	SDO_ PU_EN	1	1	1	1	1	1	
----------------	---------------	---	---	---	---	---	---	--

Table 24. PIN_CTRL register description

	Disable pull-up on both OCS_Aux and SDO_Aux pins. Default value: 0
OIS_PU_DIS	(0: OCS_Aux and SDO_Aux pins with pull-up;
	1: OCS_Aux and SDO_Aux pins pull-up disconnected)
SDO PU EN	Enable pull-up on SDO pin
3DO_FO_EN	(0: SDO pin pull-up disconnected (default); 1: SDO pin with pull-up)

DS12140 - Rev 2 page 43/172

^{2.} Details concerning the sensor hub registers are available in Section 14 Sensor hub register mapping and Section 15 Sensor hub register description.



9.3 FIFO_CTRL1 (07h)

FIFO control register 1 (r/w)

Table 25. FIFO_CTRL1 register

WTM7	WTM6	WTM5	WTM4	WTM3	WTM2	WTM1	WTM0
------	------	------	------	------	------	------	------

Table 26. FIFO_CTRL1 register description

	FIFO watermark threshold, in conjunction with WTM8 in FIFO_CTRL2 (08h)	1
WTM[7:0]	1 LSB = 1 sensor (6 bytes) + TAG (1 byte) written in FIFO	
	Watermark flag rises when the number of bytes written in the FIFO is greater than or equal to the threshold level.	

9.4 FIFO_CTRL2 (08h)

FIFO control register 2 (r/w)

Table 27. FIFO_CTRL2 register

STOP_ON _WTM	FIFO_ COMPR_ RT_EN	0	ODRCHG _EN	0	UNCOPTR_ RATE_1	UNCOPTR_ RATE_0	WTM8
-----------------	--------------------------	---	---------------	---	--------------------	--------------------	------

Table 28. FIFO_CTRL2 register description

	Sensing chain FIFO stop values memorization at threshold level
STOP_ON_WTM	(0: FIFO depth is not limited (default);
	1: FIFO depth is limited to threshold level, defined in FIFO_CTRL1 (07h) and FIFO_CTRL2 (08h))
FIFO_COMPR_RT_EN(1)	Enables/Disables compression algorithm runtime
ODRCHG_EN	Enables ODR CHANGE virtual sensor to be batched in FIFO
	This field configures the compression algorithm to write non-compressed data at each rate.
	(0: Non-compressed data writing is not forced;
UNCOPTR_RATE_[1:0]	1: Non-compressed data every 8 batch data rate;
	2: Non-compressed data every 16 batch data rate;
	3: Non-compressed data every 32 batch data rate)
	FIFO watermark threshold, in conjunction with WTM_FIFO[7:0] in FIFO_CTRL1 (07h)
WTM8	1 LSB = 1 sensor (6 bytes) + TAG (1 byte) written in FIFO
	Watermark flag rises when the number of bytes written in the FIFO is greater than or equal to the threshold level.

^{1.} This bit is effective if the FIFO_COMPR_EN bit of EMB_FUNC_EN_B (05h) is set to 1.

DS12140 - Rev 2 page 44/172



9.5 FIFO_CTRL3 (09h)

FIFO control register 3 (r/w)

Table 29. FIFO_CTRL3 register

BDR_GY_3	BDR_GY_2	BDR_GY_1	BDR_GY_0	BDR_XL_3	BDR_XL_2	BDR_XL_1	BDR_XL_0
----------	----------	----------	----------	----------	----------	----------	----------

Table 30. FIFO_CTRL3 register description

```
Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.
                     (0000: Gyro not batched in FIFO (default);
                     0001: 12.5 Hz;
                     0010: 26 Hz;
                     0011: 52 Hz;
                     0100: 104 Hz;
                     0101: 208 Hz;
BDR_GY_[3:0]
                     0110: 417 Hz;
                     0111: 833 Hz;
                     1000: 1667 Hz;
                     1001: 3333 Hz;
                     1010: 6667 Hz;
                     1011: 6.5 Hz;
                     1100-1111: not allowed)
                     Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.
                     (0000: Accelerometer not batched in FIFO (default);
                     0001: 12.5 Hz;
                     0010: 26 Hz;
                     0011: 52 Hz;
                     0100: 104 Hz;
                     0101: 208 Hz;
BDR_XL_[3:0]
                     0110: 417 Hz;
                     0111: 833 Hz;
                     1000: 1667 Hz;
                     1001: 3333 Hz;
                     1010: 6667 Hz;
                     1011: 1.6 Hz;
                     1100-1111: not allowed)
```

DS12140 - Rev 2 page 45/172



9.6 FIFO_CTRL4 (0Ah)

FIFO control register 4 (r/w)

Table 31. FIFO_CTRL4 register

DEC_TS_	DEC_TS_	ODR_T_	ODR_T_	0	FIFO_	FIFO_	FIFO_
BATCH_1	BATCH_0	BATCH_1	BATCH_0		MODE2	MODE1	MODE0
_	_	_	_				

Table 32. FIFO_CTRL4 register description

	Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between XL and GYRO BDR divided by decimation decoder.
	(00: Timestamp not batched in FIFO (default);
DEC_TS_BATCH_[1:0]	01: Decimation 1: max(BDR_XL[Hz],BDR_GY[Hz]) [Hz];
	10: Decimation 8: max(BDR_XL[Hz],BDR_GY[Hz])/8 [Hz];
	11: Decimation 32: max(BDR_XL[Hz],BDR_GY[Hz])/32 [Hz])
	Selects batching data rate (writing frequency in FIFO) for temperature data
	(00: Temperature not batched in FIFO (default);
ODR_T_BATCH_[1:0]	01: 1.6 Hz;
	10: 12.5 Hz;
	11: 52 Hz)
	FIFO mode selection
	(000: Bypass mode: FIFO disabled;
	001: FIFO mode: stops collecting data when FIFO is full;
	010: Reserved;
FIFO_MODE[2:0]	011: Continuous-to-FIFO mode: Continuous mode until trigger is deasserted, then FIFO mode;
	100: Bypass-to-Continuous mode: Bypass mode until trigger is deasserted, then Continuous mode;
	101: Reserved;
	110: Continuous mode: if the FIFO is full, the new sample overwrites the older one;
	111: Bypass-to-FIFO mode: Bypass mode until trigger is deasserted, then FIFO mode.)

DS12140 - Rev 2 page 46/172



9.7 COUNTER_BDR_REG1 (0Bh)

Counter batch data rate register 1 (r/w)

Table 33. COUNTER_BDR_REG1 register

dataready_ pulsed	RST_ COUNTER _BDR	TRIG_ COUNTER _BDR	0	0	CNT_BDR_ TH_10	CNT_BDR_ TH_9	CNT_BDR_ TH_8	
----------------------	-------------------------	--------------------------	---	---	-------------------	------------------	------------------	--

Table 34. COUNTER_BDR_REG1 register description

	Enables pulsed data-ready mode
dataready_pulsed	(0: Data-ready latched mode (returns to 0 only after an interface reading) (default);
	1: Data-ready pulsed mode (the data ready pulses are 75 µs long)
RST COUNTER BDR	Resets the internal counter of batching events for a single sensor.
K31_COUNTER_BDK	This bit is automatically reset to zero if it was set to '1'.
	Selects the trigger for the internal counter of batching events between XL and gyro.
TRIG_COUNTER_BDR	(0: XL batching event;
	1: GYRO batching event)
CNT_BDR_TH_[10:8]	In conjunction with CNT_BDR_TH_[7:0] in COUNTER_BDR_REG2 (0Ch), sets the threshold for the internal counter of batching events. When this counter reaches the threshold, the counter is reset and the COUNTER_BDR_IA flag in FIFO_STATUS2 (3Bh) is set to '1'.

DS12140 - Rev 2 page 47/172



9.8 COUNTER_BDR_REG2 (0Ch)

Counter batch data rate register 2 (r/w)

Table 35. COUNTER_BDR_REG2 register

| CNT_BDR_ |
|----------|----------|----------|----------|----------|----------|----------|----------|
| TH_7 | TH_6 | TH_5 | TH_4 | TH_3 | TH_2 | TH_1 | TH_0 |

Table 36. COUNTER_BDR_REG2 register description

	In conjunction with CNT_BDR_TH_[10:8] in COUNTER_BDR_REG1 (0Bh), sets the threshold for the
CNT_BDR_TH_[7:0]	internal counter of batching events. When this counter reaches the threshold, the counter is reset and
	the COUNTER_BDR_IA flag in FIFO_STATUS2 (3Bh) is set to '1'.

9.9 INT1_CTRL (0Dh)

INT1 pin control register (r/w)

Each bit in this register enables a signal to be carried out on INT1 when the MIPI I3CSM dynamic address is not assigned (I²C or SPI is used). Some bits can be also used to trigger an IBI (In-Band Interrupt) when the MIPI I3CSM interface is used. The output of the pin will be the OR combination of the signals selected here and in MD1_CFG (5Eh).

Table 37. INT1_CTRL register

DEN_DRDY	INT1_	INT1_	INT1_	INT1_	INT1_	INT1_	INT1_	
_flag	CNT_BDR	FIFO_FULL	FIFO_OVR	FIFO_TH	BOOT	DRDY_G	DRDY_XL	

Table 38. INT1_CTRL register description

DEN_DRDY_flag	Sends DEN_DRDY (DEN stamped on Sensor Data flag) to INT1 pin
INT1_CNT_BDR	Enables COUNTER_BDR_IA interrupt on INT1
INT1_FIFO_FULL	Enables FIFO full flag interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI I3C SM interface is used.
INT1_FIFO_OVR	Enables FIFO overrun interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI I3C SM interface is used.
INT1_FIFO_TH	Enables FIFO threshold interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI I3C SM interface is used.
INT1_BOOT	Enables boot status on INT1 pin
INT1_DRDY_G	Enables gyroscope data-ready interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI I3C SM interface is used.
INT1_DRDY_XL	Enables accelerometer data-ready interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI I3C SM interface is used.

DS12140 - Rev 2 page 48/172



9.10 INT2_CTRL (0Eh)

INT2 pin control register (r/w)

Each bit in this register enables a signal to be carried out on INT2 when the MIPI I3CSM dynamic address in not assigned (I²C or SPI is used). Some bits can be also used to trigger an IBI when the MIPI I3CSM interface is used. The output of the pin will be the OR combination of the signals selected here and in MD2_CFG (5Fh).

Table 39. INT2_CTRL register

0	INT2_	INT2_	INT2_	INT2_	INT2_	INT2_	INT2_
0	CNT_BDR	FIFO_FULL	FIFO_OVR	FIFO_TH	DRDY_TEMP	DRDY_G	DRDY_XL

Table 40. INT2_CTRL register description

INT2_CNT_BDR	Enables COUNTER_BDR_IA interrupt on INT2
INT2_FIFO_FULL	Enables FIFO full flag interrupt on INT2 pin
INT2_FIFO_OVR	Enables FIFO overrun interrupt on INT2 pin
INT_FIFO_TH	Enables FIFO threshold interrupt on INT2 pin
	Enables temperature sensor data-ready interrupt on INT2 pin. It
INT2_DRDY_TEMP	can be also used to trigger an IBI when the MIPI I3CSM interface is used and INT2_ON_INT1 = '1' in CTRL4_C (13h).
INT2_DRDY_G	Gyroscope data-ready interrupt on INT2 pin
INT2_DRDY_XL	Accelerometer data-ready interrupt on INT2 pin

9.11 WHO_AM_I (0Fh)

WHO_AM_I register (r). This is a read-only register. Its value is fixed at 6Ch.

Table 41. WhoAml register

0 1	1 0 1	1 0	0
-----	-------	-----	---

DS12140 - Rev 2 page 49/172



9.12 CTRL1_XL (10h)

Accelerometer control register 1 (r/w)

Table 42. CTRL1_XL register

ODR_XL3	ODR_XL2	ODR_XL1	ODR_XL0	FS1_XL	FS0_XL	LPF2_XL_EN	0
---------	---------	---------	---------	--------	--------	------------	---

Table 43. CTRL1_XL register description

ODR_XL[3:0]	Accelerometer ODR selection (see Table 44)			
FS[1:0]_XL	ccelerometer full-scale selection (see Table 45)			
LPF2_XL_EN	Accelerometer high-resolution selection			
	(0: output from first stage digital filtering selected (default);			
	1: output from LPF2 second filtering stage selected)			

Table 44. Accelerometer ODR register setting

ODR_XL3	ODR_XL2	ODR_XL1	ODR_XL0	ODR selection [Hz] when XL_HM_MODE = 1 in CTRL6_C (15h)	ODR selection [Hz] when XL_HM_MODE = 0 in CTRL6_C (15h)
0	0	0	0	Power-down	Power-down
1	0	1	1	1.6 Hz (low power only)	12.5 Hz (high performance)
0	0	0	1	12.5 Hz (low power)	12.5 Hz (high performance)
0	0	1	0	26 Hz (low power)	26 Hz (high performance)
0	0	1	1	52 Hz (low power)	52 Hz (high performance)
0	1	0	0	104 Hz (normal mode)	104 Hz (high performance)
0	1	0	1	208 Hz (normal mode)	208 Hz (high performance)
0	1	1	0	416 Hz (high performance)	416 Hz (high performance)
0	1	1	1	833 Hz (high performance)	833 Hz (high performance)
1	0	0	0	1.66 kHz (high performance)	1.66 kHz (high performance)
1	0	0	1	3.33 kHz (high performance)	3.33 kHz (high performance)
1	0	1	0	6.66 kHz (high performance)	6.66 kHz (high performance)
1	1	х	х	Not allowed	Not allowed

Table 45. Accelerometer full-scale selection

FS[1:0]_XL	XL_FS_MODE = '0' in CTRL8_XL (17h)	XL_FS_MODE = '1' in CTRL8_XL (17h)
00 (default)	2 g	2 g
01	16 <i>g</i>	2 g
10	4 g	4 g
11	8 <i>g</i>	8 g

DS12140 - Rev 2 page 50/172



9.13 CTRL2_G (11h)

Gyroscope control register 2 (r/w)

Table 46. CTRL2_G register

ODR_G3	ODR_G2	ODR_G1	ODR_G0	FS1_G	FS0_G	FS_125	0

Table 47. CTRL2_G register description

ODR_G[3:0]	Gyroscope output data rate selection. Default value: 0000 (Refer to Table 48)
FS[1:0]_G	Gyroscope UI chain full-scale selection (00: 250 dps; 01: 500 dps; 10: 1000 dps; 11: 2000 dps)
FS_125	Selects gyro UI chain full-scale 125 dps (0: FS selected through bits FS[1:0]_G; 1: FS set to 125 dps)

Table 48. Gyroscope ODR configuration setting

ODR_G3	ODR_G2	ODR_G1	ODR_G0	ODR [Hz] when G_HM_MODE = 1 in CTRL7_G (16h)	ODR [Hz] when G_HM_MODE = 0 in CTRL7_G (16h)
0	0	0	0	Power down	Power down
0	0	0	1	12.5 Hz (low power)	12.5 Hz (high performance)
0	0	1	0	26 Hz (low power)	26 Hz (high performance)
0	0	1	1	52 Hz (low power)	52 Hz (high performance)
0	1	0	0	104 Hz (normal mode)	104 Hz (high performance)
0	1	0	1	208 Hz (normal mode)	208 Hz (high performance)
0	1	1	0	416 Hz (high performance)	416 Hz (high performance)
0	1	1	1	833 Hz (high performance)	833 Hz (high performance)
1	0	0	0	1.66 kHz (high performance)	1.66 kHz (high performance)
1	0	0	1	3.33 kHz (high performance	3.33 kHz (high performance)
1	0	1	0	6.66 kHz (high performance	6.66 kHz (high performance)
1	0	1	1	Not available	Not available

DS12140 - Rev 2 page 51/172



9.14 CTRL3_C (12h)

Control register 3 (r/w)

Table 49. CTRL3_C register

BOOT BDU H_LACTIVE PP_OD SIM IF_INC 0	SW_RESET
---------------------------------------	----------

Table 50. CTRL3_C register description

	Reboots memory content. Default value: 0
BOOT	(0: normal mode; 1: reboot memory content)
	This bit is automatically cleared.
	Block Data Update. Default value: 0
BDU	(0: continuous update;
	1: output registers are not updated until MSB and LSB have been read)
LL LACTIVE	Interrupt activation level. Default value: 0
H_LACTIVE	(0: interrupt output pins active high; 1: interrupt output pins active low)
PP OD	Push-pull/open-drain selection on INT1 and INT2 pins. Default value: 0
PP_OD	(0: push-pull mode; 1: open-drain mode)
SIM	SPI Serial Interface Mode selection. Default value: 0
SIIVI	(0: 4-wire interface; 1: 3-wire interface)
IF_INC	Register address automatically incremented during a multiple byte access with a serial interface (I ² C or SPI). Default value: 1
	(0: disabled; 1: enabled)
	Software reset. Default value: 0
SW_RESET	(0: normal mode; 1: reset device)
	This bit is automatically cleared.

DS12140 - Rev 2 page 52/172



9.15 CTRL4_C (13h)

Control register 4 (r/w)

Table 51. CTRL4_C register

0	SLEEP_G	INT2_on _INT1	0	DRDY_MASK	I2C_disable	LPF1_ SEL_G	0
---	---------	------------------	---	-----------	-------------	----------------	---

Table 52. CTRL4_C register description

SLEEP_G	Enables gyroscope Sleep mode. Default value:0 (0: disabled; 1: enabled)
INT2_on_INT1	All interrupt signals available on INT1 pin enable. Default value: 0 (0: interrupt signals divided between INT1 and INT2 pins; 1: all interrupt signals in logic or on INT1 pin)
DRDY_MASK	Enables data available (0: disabled; 1: mask DRDY on pin (both XL & Gyro) until filter settling ends (XL and Gyro independently masked).
I2C_disable	Disables I ² C interface. Default value: 0 (0: SPI, I ² C and MIPI I3C SM interfaces enabled (default); 1: I ² C interface disabled)
LPF1_SEL_G	Enables gyroscope digital LPF1 if auxiliary SPI is disabled; the bandwidth can be selected through FTYPE[2:0] in CTRL6_C (15h). (0: disabled; 1: enabled)

DS12140 - Rev 2 page 53/172



9.16 CTRL5_C (14h)

Control register 5 (r/w)

Table 53. CTRL5_C register

XL_ULP_EN ROUNDING1 ROUNDING0	0	ST1_G	ST0_G	ST1_XL	ST0_XL	1
-------------------------------	---	-------	-------	--------	--------	---

Table 54. CTRL5_C register description

XL_ULP_EN	Accelerometer ultra-low-power mode enable. Default value: 0 ⁽¹⁾ (0: Ultra-low-power mode disabled; 1: Ultra-low-power mode enabled)
ROUNDING[1:0]	Circular burst-mode (rounding) read from the output registers. Default value: 00 (00: no rounding; 01: accelerometer only; 10: gyroscope only; 11: gyroscope + accelerometer)
ST[1:0]_G	Angular rate sensor self-test enable. Default value: 00 (00: Self-test disabled; Other: refer to Table 55)
ST[1:0]_XL	Linear acceleration sensor self-test enable. Default value: 00 (00: Self-test disabled; Other: refer to Table 56)

Further details about the accelerometer ultra-low-power mode are provided in Section 6.2.1 Accelerometer ultra-low-power mode.

Table 55. Angular rate sensor self-test mode selection

ST1_G	ST0_G	Self-test mode			
0	0	Normal mode			
0	1	Positive sign self-test			
1	0	Not allowed			
1	1	Negative sign self-test			

Table 56. Linear acceleration sensor self-test mode selection

ST1_XL	ST0_XL	Self-test mode
0	0	Normal mode
0	1	Positive sign self-test
1	0	Negative sign self-test
1	1	Not allowed

DS12140 - Rev 2 page 54/172



9.17 CTRL6_C (15h)

Control register 6 (r/w)

Table 57. CTRL6_C register

TRIG_EN LVL	1_EN LVL2_EN	XL_HM _MODE	USR_ OFF_W	FTYPE_2	FTYPE_1	FTYPE_0	
-------------	--------------	----------------	---------------	---------	---------	---------	--

Table 58. CTRL6_C register description

TRIG_EN	DEN data edge-sensitive trigger enable. Refer to Table 59.
LVL1_EN	DEN data level-sensitive trigger enable. Refer to Table 59.
LVL2_EN	DEN level-sensitive latched enable. Refer to Table 59.
	High-performance operating mode disable for accelerometer. Default value: 0
XL_HM_MODE	(0: high-performance operating mode enabled;
	1: high-performance operating mode disabled)
	Weight of XL user offset bits of registers X_OFS_USR (73h), Y_OFS_USR (74h), Z_OFS_USR (75h)
USR_OFF_W	(0: 2 ⁻¹⁰ g/LSB;
	1: 2 ⁻⁶ g/LSB)
ETVDE[2:0]	Gyroscope's low-pass filter (LPF1) bandwidth selection
FTYPE[2:0]	Table 59 shows the selectable bandwidth values (available if auxiliary SPI is disabled).

Table 59. Trigger mode selection

TRIG_EN, LVL1_EN, LVL2_EN	Trigger mode
100	Edge-sensitive trigger mode is selected
010	Level-sensitive trigger mode is selected
011	Level-sensitive latched mode is selected
110	Level-sensitive FIFO enable mode is selected

Table 60. Gyroscope LPF1 bandwidth selection

FTYPE [2:0]	12.5 Hz	26 Hz	52 Hz	104 Hz	208 Hz	416 Hz	833 Hz	1.67 kHz	3.33 kHz	6.67 kHz
000	4.2	8.3	16.6	33.0	67.0	136.6	239.2	304.2	328.5	335.5
001	4.2	8.3	16.6	33.0	67.0	130.5	192.4	220.7	229.6	232.0
010	4.2	8.3	16.6	33.0	67.0	120.3	154.2	166.6	170.1	171.1
011	4.2	8.3	16.6	33.0	67.0	137.1	281.8	453.2	559.2	609.0
100	4.2	8.3	16.7	33.0	62.4	86.7	96.6	99.6	NA	NA
101	4.2	8.3	16.8	31.0	43.2	48.0	49.4	49.8	NA	NA
110	4.1	7.8	13.4	19.0	23.1	24.6	25.0	25.1	NA	NA
111	3.9	6.7	9.7	11.5	12.2	12.4	12.5	12.5	NA	NA

DS12140 - Rev 2 page 55/172



9.18 CTRL7_G (16h)

Control register 7 (r/w)

Table 61. CTRL7_G register

G_HM_ MODE	HP_EN_G	HPM1_G	HPM0_G	0 ⁽¹⁾	OIS_ON_EN	USR_OFF _ON_OUT	OIS_ON	
---------------	---------	--------	--------	------------------	-----------	--------------------	--------	--

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 62. CTRL7_G register description

	Disables high-performance operating mode for gyroscope. Default value: 0
G_HM_MODE	(0: high-performance operating mode enabled;
	1: high-performance operating mode disabled)
HP_EN_G	Enables gyroscope digital high-pass filter. The filter is enabled only if the gyro is in HP mode. Default value: 0
	(0: HPF disabled; 1: HPF enabled)
	Gyroscope digital HP filter cutoff selection. Default: 00
	(00: 16 mHz;
HPM_G[1:0]	01: 65 mHz;
	10: 260 mHz;
	11: 1.04 Hz)
	Selects how to enable and disable the OIS chain, after first configuration and enabling through SPI2.
OIS_ON_EN ⁽¹⁾	(0: OIS chain is enabled/disabled with SPI2 interface;
	1: OIS chain is enabled/disabled with primary interface)
USR_OFF_ON_	Enables accelerometer user offset correction block; it's valid for the low-pass path - see Figure 17. Accelerometer composite filter. Default value: 0
OUT	(0: accelerometer user offset correction block bypassed;
	1: accelerometer user offset correction block enabled)
OIS ON(1)	Enables/disables the OIS chain from primary interface when the OIS_ON_EN bit is '1'.
OIS_OIN.	(0: OIS disabled; 1: OIS enabled)

^{1.} First, enabling OIS and OIS configurations must be done through SPI2, with OIS_ON_EN and OIS_ON set to '0'.

DS12140 - Rev 2 page 56/172



9.19 CTRL8_XL (17h)

Control register 8 (r/w)

Table 63. CTRL8_XL register

HPCF_XL_2	HPCF_XL_1	HPCF_XL_0	HP_REF_ MODE_XL	FASTSETTL_ MODE_XL	HP_SLOPE_ XL_EN	XL_FS_ MODE	LOW_PASS_ ON_6D
-----------	-----------	-----------	--------------------	-----------------------	--------------------	----------------	--------------------

Table 64. CTRL8_XL register description

HPCF_XL_[2:0]	Accelerometer LPF2 and HP filter configuration and cutoff setting. Refer to Table 65.
HP_REF_ MODE_XL	Enables accelerometer high-pass filter reference mode (valid for high-pass path - HP_SLOPE_XL_EN bit must be '1'). Default value: 0 ⁽¹⁾ (0: disabled, 1: enabled)
FASTSETTL _MODE_XL	Enables accelerometer LPF2 and HPF fast-settling mode. The filter sets the second samples after writing this bit. Active only during device exit from power- down mode. Default value: 0 (0: disabled, 1: enabled)
HP_SLOPE_ XL_EN	Accelerometer slope filter / high-pass filter selection. Refer to Figure 24. Accelerometer block diagram.
	Accelerometer full-scale management between UI chain and OIS chain
XL_FS_MODE	(0: Old full-scale mode. When XL UI is on, the full scale is the same between UI/OIS and is chosen by the UI CTRL registers; when XL UI is in PD, the OIS can choose the FS.
	1: New full-scale mode. Full scales are independent between the UI/OIS chain but both bound to 8 g.)
	LPF2 on 6D function selection. Refer to Figure 24. Default value: 0
LOW_PASS ON 6D	(0: ODR/2 low-pass filtered data sent to 6D interrupt function;
	1: LPF2 output data sent to 6D interrupt function)

^{1.} When enabled, the first output data have to be discarded.

Table 65. Accelerometer bandwidth configurations


Filter type	HP_SLOPE_ XL_EN	LPF2_XL_EN	HPCF_XL_[2:0]	Bandwidth
		0	-	ODR/2
		1	000	ODR/4
	0		001	ODR/10
			010	ODR/20
Low pass			011	ODR/45
			100	ODR/100
			101	ODR/200
			110	ODR/400
			111	ODR/800

DS12140 - Rev 2 page 57/172



Filter type	HP_SLOPE_ XL_EN	LPF2_XL_EN	HPCF_XL_[2:0]	Bandwidth
			000	SLOPE (ODR/4)
			001	ODR/10
	1		010	ODR/20
High page			011	ODR/45
High pass		-	100	ODR/100
			101	ODR/200
			110	ODR/400
			111	ODR/800

Figure 24. Accelerometer block diagram



DS12140 - Rev 2 page 58/172



9.20 CTRL9_XL (18h)

Control register 9 (r/w)

Table 66. CTRL9_XL register

	DEN_X	DEN_Y	DEN_Z	DEN_XL_G	DEN_XL_EN	DEN_LH	I3C_disable	0 ⁽¹⁾
--	-------	-------	-------	----------	-----------	--------	-------------	------------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 67. CTRL9_XL register description

	DEN value stored in LSB of X-axis. Default value: 1					
DEN_X	(0: DEN not stored in X-axis LSB; 1: DEN stored in X-axis LSB)					
5=11.17	DEN value stored in LSB of Y-axis. Default value: 1					
DEN_Y	(0: DEN not stored in Y-axis LSB; 1: DEN stored in Y-axis LSB)					
DEN 7	DEN value stored in LSB of Z-axis. Default value: 1					
DEN_Z	(0: DEN not stored in Z-axis LSB; 1: DEN stored in Z-axis LSB)					
	DEN stamping sensor selection. Default value: 0					
DEN_XL_G	(0: DEN pin info stamped in the gyroscope axis selected by bits [7:5];					
	1: DEN pin info stamped in the accelerometer axis selected by bits [7:5])					
DEN VI EN	Extends DEN functionality to accelerometer sensor. Default value: 0					
DEN_XL_EN	(0: disabled; 1: enabled)					
DENTH	DEN active level configuration. Default value: 0					
DEN_LH	(0: active low; 1: active high)					
	Disables MIPI I3C SM communication protocol ⁽¹⁾					
I3C_disable	(0: SPI, I ² C, MIPI I3C SM interfaces enabled (default);					
	1: MIPI I3C SM interface disabled)					

^{1.} It is recommended to set this bit to '1' during the initial device configuration phase, when the I3C interface is not used.

DS12140 - Rev 2 page 59/172



9.21 CTRL10_C (19h)

Control register 10 (r/w)

Table 68. CTRL10_C register

0	0	TIMESTAMP _EN	0	0	0	0	0	
---	---	------------------	---	---	---	---	---	--

Table 69. CTRL10_C register description

	Enables timestamp counter. default value: 0
TIMESTAMP EN	(0: disabled; 1: enabled)
7.11VILO 17.11VIIE.IV	The counter is readable in TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and TIMESTAMP3 (43h).

9.22 ALL_INT_SRC (1Ah)

Source register for all interrupts (r)

Table 70. ALL_INT_SRC register

	TIMESTAMP _ENDCOUNT	0	SLEEP_ CHANGE_IA	D6D_IA	DOUBLE_ TAP	SINGLE_ TAP	WU_IA	FF_IA	
--	------------------------	---	---------------------	--------	----------------	----------------	-------	-------	--

Table 71. ALL_INT_SRC register description

TIMESTAMP_ENDCOUNT	Alerts timestamp overflow within 6.4 ms
SLEEP CHANGE IA	Detects change event in activity/inactivity status. Default value: 0
SLLLF_CHANGL_IA	(0: change status not detected; 1: change status detected)
D6D IA	Interrupt active for change in position of portrait, landscape, face-up, face-down. Default value: 0
D6D_IA	(0: change in position not detected; 1: change in position detected)
DOUBLE TAB	Double-tap event status. Default value: 0
DOUBLE_TAP	(0:event not detected, 1: event detected)
SINGLE TAP	Single-tap event status. Default value:0
SINGLL_IAP	(0: event not detected, 1: event detected)
WU IA	Wake-up event status. Default value: 0
WO_IA	(0: event not detected, 1: event detected)
FF IA	Free-fall event status. Default value: 0
FF_IA	(0: event not detected, 1: event detected)

DS12140 - Rev 2 page 60/172



9.23 WAKE_UP_SRC (1Bh)

Wake-up interrupt source register (r)

Table 72. WAKE_UP_SRC register

0	SLEEP_ CHANGE_IA	FF_IA	SLEEP_ STATE	WU_IA	x_wu	Y_WU	Z_WU	
---	---------------------	-------	-----------------	-------	------	------	------	--

Table 73. WAKE_UP_SRC register description

SLEEP CHANGE IA	Detects change event in activity/inactivity status. Default value: 0
SEELI _ OTIANOL_IA	(0: change status not detected; 1: change status detected)
FF IA	Free-fall event detection status. Default value: 0
FF_IA	(0: free-fall event not detected; 1: free-fall event detected)
SLEEP STATE	Sleep status bit. Default value: 0
SEEEF_STATE	(0: Activity status; 1: Inactivity status)
WU IA	Wakeup event detection status. Default value: 0
WO_IA	(0: wakeup event not detected; 1: wakeup event detected.)
X WU	Wakeup event detection status on X-axis. Default value: 0
X_W0	(0: wakeup event on X-axis not detected; 1: wakeup event on X-axis detected)
Y WU	Wakeup event detection status on Y-axis. Default value: 0
1_440	(0: wakeup event on Y-axis not detected; 1: wakeup event on Y-axis detected)
Z WU	Wakeup event detection status on Z-axis. Default value: 0
2_****	(0: wakeup event on Z-axis not detected; 1: wakeup event on Z-axis detected)

DS12140 - Rev 2 page 61/172



9.24 TAP_SRC (1Ch)

Tap source register (r)

Table 74. TAP_SRC register

0	TAP_IA	SINGLE_ TAP	DOUBLE_ TAP	TAP_SIGN	X_TAP	Y_TAP	Z_TAP	
---	--------	----------------	----------------	----------	-------	-------	-------	--

Table 75. TAP_SRC register description

TAP_IA	Tap event detection status. Default: 0
	(0: tap event not detected; 1: tap event detected)
SINGLE_TAP	Single-tap event status. Default value: 0
OINGEL_IAI	(0: single tap event not detected; 1: single tap event detected)
DOUBLE TAP	Double-tap event detection status. Default value: 0
DOUBLE_TAP	(0: double-tap event not detected; 1: double-tap event detected.)
	Sign of acceleration detected by tap event. Default: 0
TAP_SIGN	(0: positive sign of acceleration detected by tap event;
	1: negative sign of acceleration detected by tap event)
X_TAP	Tap event detection status on X-axis. Default value: 0
X_IAF	(0: tap event on X-axis not detected; 1: tap event on X-axis detected)
V TAD	Tap event detection status on Y-axis. Default value: 0
Y_TAP	(0: tap event on Y-axis not detected; 1: tap event on Y-axis detected)
7 TAD	Tap event detection status on Z-axis. Default value: 0
Z_TAP	(0: tap event on Z-axis not detected; 1: tap event on Z-axis detected)

DS12140 - Rev 2 page 62/172



9.25 D6D_SRC (1Dh)

Portrait, landscape, face-up and face-down source register (r)

Table 76. D6D_SRC register

EN_DRDY D6D_IA ZH	ZL	YH	YL	XH	XL
-------------------	----	----	----	----	----

Table 77. D6D_SRC register description

DEN_DRDY	DEN data-ready signal. It is set high when data output is related to the data coming from a DEN active condition. ⁽¹⁾
D6D IA	Interrupt active for change position portrait, landscape, face-up, face-down. Default value: 0
DOD_IA	(0: change position not detected; 1: change position detected)
ZH	Z-axis high event (over threshold). Default value: 0
	(0: event not detected; 1: event (over threshold) detected)
71	Z-axis low event (under threshold). Default value: 0
ZL	(0: event not detected; 1: event (under threshold) detected)
VIII	Y-axis high event (over threshold). Default value: 0
YH	(0: event not detected; 1: event (over-threshold) detected)
VI	Y-axis low event (under threshold). Default value: 0
YL	(0: event not detected; 1: event (under threshold) detected)
VII	X-axis high event (over threshold). Default value: 0
XH	(0: event not detected; 1: event (over threshold) detected)
VI	X-axis low event (under threshold). Default value: 0
XL	(0: event not detected; 1: event (under threshold) detected)

The DEN data-ready signal can be latched or pulsed depending on the value of the dataready_pulsed bit of the COUNTER_BDR_REG1 (0Bh) register.

DS12140 - Rev 2 page 63/172



9.26 STATUS_REG (1Eh) / STATUS_SPIAux (1Eh)

The STATUS_REG register is read by the primary interface SPI/I²C & MIPI I3CSM (r).

Table 78. STATUS_REG register

Ο	0	0	0	 TDA	GDA	XLDA
O	U	0	0	 10/1	ODIT	//LD//

Table 79. STATUS_REG register description

	Temperature new data available. Default: 0
TDA	(0: no set of data is available at temperature sensor output;
	1: a new set of data is available at temperature sensor output)
	Gyroscope new data available. Default value: 0
GDA	(0: no set of data available at gyroscope output;
	1: a new set of data is available at gyroscope output)
	Accelerometer new data available. Default value: 0
XLDA	(0: no set of data available at accelerometer output;
	1: a new set of data is available at accelerometer output)

The STATUS_SPIAux register is read by the auxiliary SPI.

Table 80. STATUS_SPIAux register

0 0 0	0	0	GYRO_ SETTLING	GDA	XLDA
-------	---	---	-------------------	-----	------

Table 81. STATUS_SPIAux description

GYRO_ SETTLING	High when the gyroscope output is in the settling phase
GDA	Gyroscope data available (reset when one of the high parts of the output data is read)
XLDA	Accelerometer data available (reset when one of the high parts of the output data is read)

DS12140 - Rev 2 page 64/172



9.27 OUT_TEMP_L (20h), OUT_TEMP_H (21h)

Temperature data output register (r). L and H registers together express a 16-bit word in two's complement.

Table 82. OUT_TEMP_L register

Temp7	Temp6	Temp5	Temp4	Temp3	Temp2	Temp1	Temp0	
-------	-------	-------	-------	-------	-------	-------	-------	--

Table 83. OUT_TEMP_H register

Temp15	Temp14	Temp13	Temp12	Temp11	Temp10	Temp9	Temp8

Table 84. OUT_TEMP register description

	Tomp[15:0]	Temperature sensor output data
Temp[15:0]	remp[15:0]	The value is expressed as two's complement sign extended on the MSB.

9.28 OUTX_L_G (22h) and OUTX_H_G (23h)

Angular rate sensor pitch axis (X) angular rate output register (r). The value is expressed as a 16-bit word in two's complement.

If this register is read by the primary interface, data are according to the full scale and ODR settings (CTRL2_G (11h)) of gyro user interface.

If this register is read by the auxiliary interface, data are according to the full scale and ODR (6.66 kHz) settings of the OIS gyro.

Table 85. OUTX L G register

D7	D6	D5	D4	D3	D2	D1	D0

Table 86. OUTX_H_G register

D15	D14	D13	D12	D11	D10	D9	D8
2.0		2.0			2.0		

Table 87. OUTX_H_G register description

	Pitch axis (X) angular rate value
DI4E-01	D[15:0] expressed in two's complement and its value depends on the interface used:
D[15:0]	SPI1/I²C/MIPI I3C SM : Gyro UI chain pitch axis output
	SPI2: Gyro OIS chain pitch axis output

DS12140 - Rev 2 page 65/172



OUTY_L_G (24h) and OUTY_H_G (25h) 9.29

Angular rate sensor roll axis (Y) angular rate output register (r). The value is expressed as a 16-bit word in two's complement.

If this register is read by the primary interface, data are according to the full scale and ODR settings (CTRL2 G (11h)) of the gyro user interface.

If this register is read by the auxiliary interface, data are according to the full scale and ODR (6.66 kHz) settings of the OIS gyro.

Table 88. OUTY_L_G register

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

Table 89. OUTY_H_G register

D15	D14	D13	D12	D11	D10	Dα	D8
סוט	D 14	DIS	D12	ווט	DIO	Da	DO

Table 90. OUTY_H_G register description

	Roll axis (Y) angular rate value
D[45.0]	D[15:0] expressed in two's complement and its value depends on the interface used:
[וט:טו]	SPI1/I ² C/MIPI I3C SM : Gyro UI chain roll axis output
SPI2: Gyro OIS chain roll axis output	

OUTZ_L_G (26h) and OUTZ_H_G (27h) 9.30

Angular rate sensor yaw axis (Z) angular rate output register (r). The value is expressed as a 16-bit word in two's complement.

If this register is read by the primary interface, data are according to the full scale and ODR settings (CTRL2 G (11h)) of the gyro user interface.

If this register is read by the auxiliary interface, data are according to the full scale and ODR (6.66 kHz) settings of the OIS gyro.

Table 91. OUTZ_L_G register

D7	D6	D5	D4	D3	D2	D1	D0
		т	able 92. OUT	Z_H_G registe	er		
D15	D14	D13	D12	D11	D10	DQ.	D8

Table 93. OUTZ_H_G register description

	Yaw axis (Z) angular rate value					
D[45:0]	D[15:0] expressed in two's complement and its value depends on the interface used:					
D[15:0]	SPI1/I²C/MIPI I3C SM : Gyro UI chain yaw axis output					
	SPI2: Gyro OIS chain yaw axis output					

DS12140 - Rev 2 page 66/172



9.31 OUTX_L_A (28h) and OUTX_H_A (29h)

Linear acceleration sensor X-axis output register (r). The value is expressed as a 16-bit word in two's complement.

If this register is read by the primary interface, data are according to the full-scale and ODR settings (CTRL1_XL (10h)) of the accelerometer user interface.

If this register is read by the auxiliary interface, data are according to the full-scale and ODR (6.66 kHz) settings of the OIS (CTRL3_OIS (72h)).

Table 94. OUTX_L_A register

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

Table 95. OUTX_H_A register

D1E	D14	D42	D12	D11	D10	D9	Do
D15	D 14	D13	U12	ווט	D10	D9	D8

Table 96. OUTX_H_A register description

		X-axis linear acceleration value.
	D[45.0]	D[15:0] expressed in two's complement and its value depends on the interface used:
וןט:(D[15:0]	SPI1/I²C/MIPI I3C SM : Accelerometer UI chain X-axis output
		SPI2: Accelerometer OIS chain X-axis output

9.32 OUTY_L_A (2Ah) and OUTY_H_A (2Bh)

Linear acceleration sensor Y-axis output register (r). The value is expressed as a 16-bit word in two's complement.

If this register is read by the primary interface, data are according to the full-scale and ODR settings (CTRL1_XL (10h)) of the accelerometer user interface.

If this register is read by the auxiliary interface, data are according to the full-scale and ODR (6.66 kHz) settings of the OIS (CTRL3_OIS (72h)).

Table 97. OUTY_L_A register

	D7	D6	D5	D4	D3	D2	D1	D0		
Table 98. OUTY_H_A register										
	D15	D14	D13	D12	D11	D10	D9	D8		

Table 99. OUTY_H_A register description

	Y-axis linear acceleration value
D[45.0]	D[15:0] expressed in two's complement and its value depends on the interface used:
D[15:0]	SPI1/I²C/MIPI I3C SM : Accelerometer UI chain Y-axis output
	SPI2: Accelerometer OIS chain Y-axis output

DS12140 - Rev 2 page 67/172



9.33 OUTZ_L_A (2Ch) and OUTZ_H_A (2Dh)

Linear acceleration sensor Z-axis output register (r). The value is expressed as a 16-bit word in two's complement.

If this register is read by the primary interface, data are according to the full-scale and ODR settings (CTRL1_XL (10h)) of the accelerometer user interface.

If this register is read by the auxiliary interface, data are according to the full-scale and ODR (6.66 kHz) settings of the OIS (CTRL3_OIS (72h)).

Table 100. OUTZ_L_A register

D7 D6 D5 D4 D3 D2 D1 D0

Table 101. OUTZ_H_A register

D45							
D15	D14	D13	D12	D11	D10	D9	D8
2.0			0.2				

Table 102. OUTZ_H_A register description

		Z-axis linear acceleration value	
	D[45.0]	D[15:0] expressed in two's complement and its value depends on the interface used:	
D[15:0]	נט:פו זע	SPI1/I²C/MIPI I3C SM : Accelerometer UI chain Z-axis output	
		SPI2: Accelerometer OIS chain Z-axis output	

9.34 EMB_FUNC_STATUS_MAINPAGE (35h)

Embedded function status register (r)

Table 103. EMB_FUNC_STATUS_MAINPAGE register

IS_FSM_LC	0	IS_SIGMOT	IS_TILT	IS_STEP_DET	0	0	0
-----------	---	-----------	---------	-------------	---	---	---

Table 104. EMB_FUNC_STATUS_MAINPAGE register description

IS_FSM_LC	Interrupt status bit for FSM long counter timeout interrupt event.
IS_I SIM_LC	(1: interrupt detected; 0: no interrupt)
IS SIGMOT	Interrupt status bit for significant motion detection
13_31GWO1	(1: interrupt detected; 0: no interrupt)
IS TILT	Interrupt status bit for tilt detection
IS_TILI	(1: interrupt detected; 0: no interrupt)
IS STED DET	Interrupt status bit for step detection
IS_STEP_DET	(1: interrupt detected; 0: no interrupt)

DS12140 - Rev 2 page 68/172



9.35 FSM_STATUS_A_MAINPAGE (36h)

Finite State Machine status register (r)

Table 105. FSM_STATUS_A_MAINPAGE register

IS_FSM8 IS_FSM7 IS_FSM6 IS_FSM5 IS_FSM4 IS_	FSM3 IS_FSM2 IS_FSM1
---	----------------------

Table 106. FSM_STATUS_A_MAINPAGE register description

IS_FSM8	Interrupt status bit for FSM8 interrupt event.
13_1 31VI0	(1: interrupt detected; 0: no interrupt)
IC ECM7	Interrupt status bit for FSM7 interrupt event.
IS_FSM7	(1: interrupt detected; 0: no interrupt)
IC ECM6	Interrupt status bit for FSM6 interrupt event.
IS_FSM6	(1: interrupt detected; 0: no interrupt)
IS FSM5	Interrupt status bit for FSM5 interrupt event.
13_F31V13	(1: interrupt detected; 0: no interrupt)
IS FSM4	Interrupt status bit for FSM4 interrupt event.
13_1 31014	(1: interrupt detected; 0: no interrupt)
IS_FSM3	Interrupt status bit for FSM3 interrupt event.
13_1 31VI3	(1: interrupt detected; 0: no interrupt)
IS_FSM2	Interrupt status bit for FSM2 interrupt event.
13_1 31012	(1: interrupt detected; 0: no interrupt)
IS FSM1	Interrupt status bit for FSM1 interrupt event.
10_1 31011	(1: interrupt detected; 0: no interrupt)

DS12140 - Rev 2 page 69/172



9.36 FSM_STATUS_B_MAINPAGE (37h)

Finite State Machine status register (r)

Table 107. FSM_STATUS_B_MAINPAGE register

IS FSM16	IS FSM15	IS FSM14	IS FSM13	IS FSM12	IS FSM11	IS FSM10	IS FSM9

Table 108. FSM_STATUS_B_MAINPAGE register description

IS FSM16	Interrupt status bit for FSM16 interrupt event.
10_1 OM 10	(1: interrupt detected; 0: no interrupt)
IS FSM15	Interrupt status bit for FSM15 interrupt event.
13_1 SW13	(1: interrupt detected; 0: no interrupt)
IS_FSM14	Interrupt status bit for FSM14 interrupt event.
	(1: interrupt detected; 0: no interrupt)
IC FCM42	Interrupt status bit for FSM13 interrupt event.
IS_FSM13	(1: interrupt detected; 0: no interrupt)
IS FSM12	Interrupt status bit for FSM12 interrupt event.
13_F3W12	(1: interrupt detected; 0: no interrupt)
IS FSM11	Interrupt status bit for FSM11 interrupt event.
13_1 3W11	(1: interrupt detected; 0: no interrupt)
IS FSM10	Interrupt status bit for FSM10 interrupt event.
13_F3W10	(1: interrupt detected; 0: no interrupt)
IS ESMO	Interrupt status bit for FSM9 interrupt event.
IS_FSM9	(1: interrupt detected; 0: no interrupt)

9.37 STATUS_MASTER_MAINPAGE (39h)

Sensor hub source register (r)

Table 109. STATUS_MASTER_MAINPAGE register

WR_ONCE_	SLAVE3_	SLAVE2_	SLAVE1_	SLAVE0_	0	0	SENS_HUB_
DONE	NACK	NACK	NACK	NACK			ENDOP

Table 110. STATUS_MASTER_MAINPAGE register description

WR_ONCE_DONE	When the bit WRITE_ONCE in MASTER_CONFIG (14h) is configured as 1, this bit is set to 1 when the write operation on slave 0 has been performed and completed. Default value: 0
SLAVE3_NACK	This bit is set to 1 if Not acknowledge occurs on slave 3 communication. Default value: 0
SLAVE2_NACK	This bit is set to 1 if Not acknowledge occurs on slave 2 communication. Default value: 0
SLAVE1_NACK	This bit is set to 1 if Not acknowledge occurs on slave 1 communication. Default value: 0
SLAVE0_NACK	This bit is set to 1 if Not acknowledge occurs on slave 0 communication. Default value: 0
	Sensor hub communication status. Default value: 0
SENS_HUB_ENDOP	(0: sensor hub communication not concluded;
	1: sensor hub communication concluded)

DS12140 - Rev 2 page 70/172



9.38 FIFO_STATUS1 (3Ah)

FIFO status register 1 (r)

Table 111. FIFO_STATUS1 register

| DIFF_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FIFO_7 | FIFO_6 | FIFO_5 | FIFO_4 | FIFO_3 | FIFO_2 | FIFO_1 | FIFO_0 |

Table 112. FIFO_STATUS1 register description

Γ,	DIEE EIEO (7:0)	Number of unread sensor data (TAG + 6 bytes) stored in FIFO
DIFF_FIFO_[7:0]	DIFF_FIFO_[7.0]	In conjunction with DIFF_FIFO[9:8] in FIFO_STATUS2 (3Bh).

9.39 FIFO_STATUS2 (3Bh)

FIFO status register 2 (r)

Table 113. FIFO_STATUS2 register

FIFO_	FIFO_	FIFO_	COUNTER	FIFO_OVR_	O ⁽¹⁾	DIFF_	DIFF_
WTM_IA	OVR_IA	FULL_IA	_BDR_IA	LATCHED	0(.7	FIFO_9	FIFO_8

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 114. FIFO_STATUS2 register description

	FIFO watermark status. Default value: 0
FIFO_	(0: FIFO filling is lower than WTM;
WTM_IA	1: FIFO filling is equal to or greater than WTM)
	Watermark is set through bits WTM[8:0] in FIFO_CTRL2 (08h) and FIFO_CTRL1 (07h).
FIFO_	FIFO overrun status. Default value: 0
OVR_IA	(0: FIFO is not completely filled; 1: FIFO is completely filled)
FIFO_	Smart FIFO full status. Default value: 0
FULL_IA	(0: FIFO is not full; 1: FIFO will be full at the next ODR)
COUNTER_ BDR IA	Counter BDR reaches the CNT_BDR_TH_[10:0] threshold set in COUNTER_BDR_REG1 (0Bh) and COUNTER_BDR_REG2 (0Ch). Default value: 0
DDI_IA	This bit is reset when these registers are read.
FIFO_OVR_	Latched FIFO overrun status. Default value: 0
LATCHED	This bit is reset when this register is read.
DIFF_	Number of unread sensor data (TAG + 6 bytes) stored in FIFO. Default value: 00
FIFO_[9:8]	In conjunction with DIFF_FIFO[7:0] in FIFO_STATUS1 (3Ah)

DS12140 - Rev 2 page 71/172



9.40 TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and TIMESTAMP3 (43h)

Timestamp first data output register (r). The value is expressed as a 32-bit word and the bit resolution is 25 μ s.

Table 115. TIMESTAMP output registers

D31	D30	D29	D28	D27	D26	D25	D24
D23	D22	D21	D20	D19	D18	D17	D16
DZ3	DZZ	DZT	D20	DIS	DIO	ווט	DIO
D15	D14	D13	D12	D11	D10	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

Table 116. TIMESTAMP output register description

D[31:0] Timestamp output registers: 1LSB = 25 µs
--

DS12140 - Rev 2 page 72/172



9.41 TAP_CFG0 (56h)

Activity/inactivity functions, configuration of filtering, and tap recognition functions (r/w)

Table 117. TAP_CFG0 register

	INT CLP	SLEEP_					
0	INT_CLR_ ON_READ	STATUS_ ON_INT	SLOPE_FDS	TAP_X_EN	TAP_Y_EN	TAP_Z_EN	LIR

Table 118. TAP_CFG0 register description

INT_CLR_ON_READ	This bit allows immediately clearing the latched interrupts of an event detection upon the read of the corresponding status register. It must be set to 1 together with LIR. Default value: 0 (0: latched interrupt signal cleared at the end of the ODR period;
	1: latched interrupt signal immediately cleared)
	Activity/inactivity interrupt mode configuration.
SLEEP_STATUS_ON_INT	If INT1_SLEEP_CHANGE or INT2_SLEEP_CHANGE bits are enabled, drives the sleep status or sleep change on the INT pins. Default value: 0
	(0: sleep change notification on INT pins; 1: sleep status reported on INT pins)
SLOPE FDS	HPF or SLOPE filter selection on wake-up and Activity/Inactivity functions. Default value: 0 (
SLOPE_FD3	0: SLOPE filter applied; 1: HPF applied)
TAP X EN	Enable X direction in tap recognition. Default value: 0
IAI _X_LIN	(0: X direction disabled; 1: X direction enabled)
TAP_Y_EN	Enable Y direction in tap recognition. Default value: 0
IAI _ I _ EN	(0: Y direction disabled; 1: Y direction enabled)
TAP Z EN	Enable Z direction in tap recognition. Default value: 0
IAI _Z_LIN	(0: Z direction disabled; 1: Z direction enabled)
LIR	Latched Interrupt. Default value: 0
LIIX	(0: interrupt request not latched; 1: interrupt request latched)

DS12140 - Rev 2 page 73/172



9.42 TAP_CFG1 (57h)

Tap configuration register (r/w)

Table 119. TAP_CFG1 register

	TAP_ PRIORITY_2	TAP_ PRIORITY_1	TAP_ PRIORITY_0	TAP_THS_X_4	TAP_THS_X_3	TAP_THS_X_2	TAP_THS_X_1	TAP_THS_X_0	
--	--------------------	--------------------	--------------------	-------------	-------------	-------------	-------------	-------------	--

Table 120. TAP_CFG1 register description

TAP_PRIORITY_[2:0]	Selection of axis priority for TAP detection (see Table 121)
TAP_THS_X_[4:0]	X-axis tap recognition threshold. Default value: 0
	1 LSB = FS_XL / (2 ⁵)

Table 121. TAP priority decoding

TAP_PRIORITY_[2:0]	Max. priority	Mid. priority	Min. priority
000	X	Υ	Z
001	Υ	X	Z
010	X	Z	Y
011	Z	Υ	X
100	X	Υ	Z
101	Υ	Z	X
110	Z	X	Y
111	Z	Υ	X

9.43 TAP_CFG2 (58h)

Enables interrupt and inactivity functions, and tap recognition functions (r/w).

Table 122. TAP_CFG2 register

INTERRUPTS_ ENABLE	INACT_EN1	INACT_EN0	TAP_THS_Y_4	TAP_THS_Y_3	TAP_THS_Y_2	TAP_THS_Y_1	TAP_THS_Y_0
-----------------------	-----------	-----------	-------------	-------------	-------------	-------------	-------------

Table 123. TAP_CFG2 register description

INTERRUPTS_	Enable basic interrupts (6D/4D, free-fall, wake-up, tap, inactivity). Default value: 0
ENABLE	(0: interrupt disabled; 1: interrupt enabled)
	Enable activity/inactivity (sleep) function. Default value: 00
	(00: stationary/motion-only interrupts generated, XL and gyro do not change;
INACT_EN[1:0]	01: sets accelerometer ODR to 12.5 Hz (low-power mode), gyro does not change;
	10: sets accelerometer ODR to 12.5 Hz (low-power mode), gyro to sleep mode;
	11: sets accelerometer ODR to 12.5 Hz (low-power mode), gyro to power-down mode)
TAD THE V (4.0)	Y-axis tap recognition threshold. Default value: 0
TAP_THS_Y_[4:0]	1 LSB = FS_XL / (2 ⁵)

DS12140 - Rev 2 page 74/172



9.44 TAP_THS_6D (59h)

Portrait/landscape position and tap function threshold register (r/w).

Table 124. TAP_THS_6D register

D4D_EN SIXD_THS1 SIXD_THS0	TAP_ THS_Z_4	TAP_ THS_Z_3	TAP_ THS_Z_2	TAP_ THS_Z_1	TAP_ THS_Z_0	
----------------------------	-----------------	-----------------	-----------------	-----------------	-----------------	--

Table 125. TAP_THS_6D register description

	4D orientation detection enable. Z-axis position detection is disabled.
D4D_EN	Default value: 0
	(0: enabled; 1: disabled)
CIVID THEMAN	Threshold for 4D/6D function. Default value: 00
SIXD_THS[1:0]	For details, refer to Table 126.
TAD THO 7 (4.0)	Z-axis recognition threshold. Default value: 0
TAP_THS_Z_[4:0]	1 LSB = FS_XL / (2 ⁵)

Table 126. Threshold for D4D/D6D function

SIXD_THS[1:0]	Threshold value
00	80 degrees
01	70 degrees
10	60 degrees
11	50 degrees

DS12140 - Rev 2 page 75/172



9.45 INT_DUR2 (5Ah)

Tap recognition function setting register (r/w).

Table 127. INT_DUR2 register

DUR3 DUR2	DUR1	DUR0	QUIET1	QUIET0	SHOCK1	SHOCK0
-----------	------	------	--------	--------	--------	--------

Table 128. INT_DUR2 register description

	Duration of maximum time gap for double tap recognition. Default: 0000
DUR[3:0]	When double tap recognition is enabled, this register expresses the maximum time between two consecutive detected taps to determine a double tap event. The default value of these bits is 0000b which corresponds to 16*ODR_XL time. If the DUR[3:0] bits are set to a different value, 1LSB corresponds to 32*ODR_XL time.
	Expected quiet time after a tap detection. Default value: 00
QUIET[1:0]	Quiet time is the time after the first detected tap in which there must not be any overthreshold event. The default value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different value, 1LSB corresponds to 4*ODR_XL time.
	Maximum duration of overthreshold event. Default value: 00
SHOCK[1:0]	Maximum duration is the maximum time of an overthreshold signal detection to be recognized as a tap event. The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a different value, 1LSB
	corresponds to 8*ODR_XL time.

9.46 WAKE_UP_THS (5Bh)

Single/double-tap selection and wake-up configuration (r/w)

Table 129. WAKE_UP_THS register

SINGLE_ DOUBLE_ TAP	USR_OFF_ ON_WU	WK_THS5	WK_THS4	WK_THS3	WK_THS2	WK_THS1	WK_THS0	
---------------------------	-------------------	---------	---------	---------	---------	---------	---------	--

Table 130. WAKE_UP_THS register description

	Single/double-tap event enable. Default: 0
SINGLE_ DOUBLE TAP	(0: only single-tap event enabled;
	1: both single and double-tap events enabled)
USR_OFF_ ON_WU	Drives the low-pass filtered data with user offset correction (instead of high-pass filtered data) to the wakeup function.
WK_THS[5:0]	Threshold for wakeup: 1 LSB weight depends on WAKE_THS_W in WAKE_UP_DUR (5Ch). Default value: 000000

DS12140 - Rev 2 page 76/172



9.47 WAKE_UP_DUR (5Ch)

Free-fall, wakeup and sleep mode functions duration setting register (r/w)

Table 131. WAKE_UP_DUR register

FF DUR5	WAKE DUR1	WAKE DUR0	WAKE_THS_	SLEEP_DUR	SLEEP_DUR	SLEEP_DUR	SLEEP_DUR
TT_DORS	WARL_DORT	WARL_DORO	W	3	2	1	0

Table 132. WAKE_UP_DUR register description

	Free fall duration event. Default: 0
FF_DUR5	For the complete configuration of the free-fall duration, refer to FF_DUR[4:0] in FREE_FALL (5Dh) configuration.
	1 LSB = 1 ODR_time
WAKE DUR[1:0]	Wake up duration event. Default: 00
WARL_DOR[1.0]	1LSB = 1 ODR_time
	Weight of 1 LSB of wakeup threshold. Default: 0
WAKE_THS_W	$(0: 1 LSB = FS_XL / (2^6);$
	1: 1 LSB = FS_XL / (2 ⁸))
SLEEP DUR[3:0]	Duration to go in sleep mode. Default value: 0000 (this corresponds to 16 ODR)
SLLEF_DOR[3.0]	1 LSB = 512 ODR

DS12140 - Rev 2 page 77/172



9.48 FREE_FALL (5Dh)

Free-fall function duration setting register (r/w)

Table 133. FREE_FALL register

FF_DUR4 F	F_DUR3 FF_C	UR2 FF_DUR1	FF_DUR0	FF_THS2	FF_THS1	FF_THS0
-----------	-------------	-------------	---------	---------	---------	---------

Table 134. FREE_FALL register description

FF_DUR[4:0]	Free-fall duration event. Default: 0 For the complete configuration of the free fall duration, refer to FF_DUR5 in WAKE_UP_DUR (5Ch) configuration
FF_THS[2:0]	Free fall threshold setting. Default: 000 For details refer to Table 135.

Table 135. Threshold for free-fall function

FF_THS[2:0]	Threshold value
000	156 mg
001	219 mg
010	250 mg
011	312 mg
100	344 mg
101	406 mg
110	469 mg
111	500 mg

DS12140 - Rev 2 page 78/172



9.49 MD1_CFG (5Eh)

Functions routing on INT1 register (r/w)

Table 136. MD1_CFG register

INT1_	INT1_			INT1_		INIT1	INT1	
SLEEP_ CHANGE	SINGLE_ TAP	INT1_WU	INT1_FF	DOUBLE_ TAP	INT1_6D	INT1_ EMB_FUNC	SHUB	

Table 137. MD1_CFG register description

	Routing of activity/inactivity recognition event on INT1. Default: 0
INT1_SLEEP_CHANGE(1)	(0: routing of activity/inactivity event on INT1 disabled;
	1: routing of activity/inactivity event on INT1 enabled)
	Routing of single-tap recognition event on INT1. Default: 0
INT1_SINGLE_TAP	(0: routing of single-tap event on INT1 disabled;
	1: routing of single-tap event on INT1 enabled)
	Routing of wakeup event on INT1. Default value: 0
INT1_WU	(0: routing of wakeup event on INT1 disabled;
	1: routing of wakeup event on INT1 enabled)
	Routing of free-fall event on INT1. Default value: 0
INT1_FF	(0: routing of free-fall event on INT1 disabled;
	1: routing of free-fall event on INT1 enabled)
	Routing of tap event on INT1. Default value: 0
INT1_DOUBLE_TAP	(0: routing of double-tap event on INT1 disabled;
	1: routing of double-tap event on INT1 enabled)
	Routing of 6D event on INT1. Default value: 0
INT1_6D	(0: routing of 6D event on INT1 disabled;
	1: routing of 6D event on INT1 enabled)
	Routing of embedded functions event on INT1. Default value: 0
INT1_EMB_FUNC	(0: routing of embedded functions event on INT1 disabled;
	1: routing embedded functions event on INT1 enabled)
	Routing of sensor hub communication concluded event on INT1.
INITA CLIUD	Default value: 0
INT1_SHUB	(0: routing of sensor hub communication concluded event on INT1 disabled;
	1: routing of sensor hub communication concluded event on INT1 enabled)

^{1.} Activity/Inactivity interrupt mode (sleep change or sleep status) depends on the SLEEP_STATUS_ON_INT bit in TAP_CFG0 (56h) register.

DS12140 - Rev 2 page 79/172



9.50 MD2_CFG (5Fh)

Functions routing on INT2 register (r/w)

Table 138. MD2_CFG register

INT2_	INT2_			INT2_		INT2_	INT2	
SLEEP_	SINGLE_	INT2_WU	INT2_FF	DOUBLE_	INT2_6D	EMB_	TIMESTAMP	
CHANGE	TAP			TAP		FUNC		

Table 139. MD2_CFG register description

	Routing of activity/inactivity recognition event on INT2. Default: 0				
INT2_SLEEP_CHANGE ⁽¹⁾	(0: routing of activity/inactivity event on INT2 disabled;				
INTZ_SELEF_CHANGE					
	1: routing of activity/inactivity event on INT2 enabled)				
	Single-tap recognition routing on INT2. Default: 0				
INT2_SINGLE_TAP	(0: routing of single-tap event on INT2 disabled;				
	1: routing of single-tap event on INT2 enabled)				
	Routing of wakeup event on INT2. Default value: 0				
INT2_WU	(0: routing of wakeup event on INT2 disabled;				
	1: routing of wake-up event on INT2 enabled)				
	Routing of free-fall event on INT2. Default value: 0				
INT2_FF	(0: routing of free-fall event on INT2 disabled;				
	1: routing of free-fall event on INT2 enabled)				
	Routing of tap event on INT2. Default value: 0				
INT2_DOUBLE_TAP	(0: routing of double-tap event on INT2 disabled;				
	1: routing of double-tap event on INT2 enabled)				
	Routing of 6D event on INT2. Default value: 0				
INT2_6D	(0: routing of 6D event on INT2 disabled;				
	1: routing of 6D event on INT2 enabled)				
	Routing of embedded functions event on INT2. Default value: 0				
INT2_EMB_FUNC	(0: routing of embedded functions event on INT2 disabled;				
	1: routing embedded functions event on INT2 enabled)				
INT2 TIMESTAMP	Enables routing on INT2 pin of the alert for timestamp overflow within				
IN 12_TIMES TAIME	6.4 ms				

^{1.} Activity/Inactivity interrupt mode (sleep change or sleep status) depends on the SLEEP_STATUS_ON_INT bit in TAP_CFG0 (56h) register.

DS12140 - Rev 2 page 80/172



9.51 I3C_BUS_AVB (62h)

I3C_BUS_AVB register (r/w)

Table 140. I3C_BUS_AVB register

0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	I3C_Bus_Avb _Sel1	I3C_Bus_Avb _Sel0	0 ⁽¹⁾	0 ⁽¹⁾	PD_DIS_ INT1
------------------	------------------	------------------	----------------------	----------------------	------------------	------------------	-----------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 141. I3C_BUS_AVB register description

	This bit allows disabling the INT1 pull-down.
PD_DIS_INT1	(0: Pull-down on INT1 enabled (pull-down is effectively connected only when no interrupts are routed to the INT1 pin or when I3C dynamic address is assigned);
	1: Pull-down on INT1 disabled (pull-down not connected)
	These bits are used to select the bus available time when I3C IBI is used.
	Default value: 00
I2C Bug Avb Solf1:01	(00: bus available time equal to 50 μsec (default);
I3C_Bus_Avb_Sel[1:0]	01: bus available time equal to 2 µsec;
	10: bus available time equal to 1 msec;
	11: bus available time equal to 25 msec)

9.52 INTERNAL_FREQ_FINE (63h)

Internal frequency register (r)

Table 142. INTERNAL_FREQ_FINE register

	FREQ_ FINE7	FREQ_ FINE6	FREQ_ FINE5	FREQ_ FINE4	FREQ_ FINE3	FREQ_ FINE2	FREQ_ FINE1	FREQ_ FINE0	
--	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	--

Table 143. INTERNAL_FREQ_FINE register description

FREQ_FINE[7:0]	Difference in percentage of the effective ODR (and Timestamp Rate) with respect to the typical. Step: 0.15%. 8-bit format, 2's complement.
----------------	--

DS12140 - Rev 2 page 81/172



9.53 INT_OIS (6Fh)

OIS interrupt configuration register and accelerometer self-test enable setting. Primary interface for read-only (r); only Aux SPI can write to this register (r/w).

Table 144. INT_OIS register

INT2_ DRDY_OIS	LVL2_OIS	DEN_LH_OIS	-	-	0	ST1_XL_OIS	ST0_XL_OIS
-------------------	----------	------------	---	---	---	------------	------------

Table 145. INT_OIS register description

INT2_DRDY_OIS	Enables OIS chain DRDY on INT2 pin. This setting has priority over all other INT2 settings.
LVL2_OIS	Enables level-sensitive latched mode on the OIS chain. Default value: 0
	Indicates polarity of DEN signal on OIS chain
DEN_LH_OIS	(0: DEN pin is active-low;
	1: DEN pin is active-high)
	Selects accelerometer self-test – effective only if XL OIS chain is enabled. Default value: 00
	(00: Normal mode;
ST[1:0]_XL_OIS	01: Positive sign self-test;
	10: Negative sign self-test;
	11: not allowed)

DS12140 - Rev 2 page 82/172



9.54 CTRL1_OIS (70h)

OIS configuration register. Primary interface for read-only (r); only Aux SPI can write to this register (r/w).

Table 146. CTRL1_OIS register

0	LVL1_OIS	SIM_OIS	Mode4_EN	FS1_G_ OIS	FS0_G_ OIS	FS_125_ OIS	OIS_EN_ SPI2
---	----------	---------	----------	---------------	---------------	----------------	-----------------

Table 147. CTRL1_OIS register description

LVL1_OIS	Enables OIS data level-sensitive trigger
	SPI2 3- or 4-wire interface. Default value: 0
SIM_OIS	(0: 4-wire SPI2;
	1: 3-wire SPI2)
Modest EN	Enables accelerometer OIS chain. OIS outputs are available through SPI2 in registers 28h-2Dh.
Mode4_EN	Note: OIS_EN_SPI2 must be enabled (i.e. set to '1') to enable also XL OIS chain.
	Selects gyroscope OIS chain full-scale
	(00: 250 dps;
FS[1:0]_G_OIS	01: 500 dps;
	10: 1000 dps;
	11: 2000 dps)
	Selects gyroscope OIS chain full-scale 125 dps
FS_125_OIS	(0: FS selected through bits FS[1:0]_OIS_G;
	1: 125 dps)
	Enables OIS chain data processing for gyro in Mode 3 and Mode 4 (mode4_en = 1) and accelerometer data in and Mode 4 (mode4_en = 1).
OIS_EN_SPI2	When the OIS chain is enabled, the OIS outputs are available through the SPI2 in registers OUTX_L_G (22h) and OUTX_H_G (23h) through not found and STATUS_REG (1Eh) / STATUS_SPIAux (1Eh), and LPF1 is dedicated to this chain.

DEN mode selection can be done using the LVL1_OIS bit of register CTRL1_OIS (70h) and the LVL2_OIS bit of register INT_OIS (6Fh).

DEN mode on the OIS path is active in the gyroscope only.

Table 148. DEN mode selection

LVL1_OIS, LVL2_OIS	DEN mode
10	Level-sensitive trigger mode is selected
11	Level-sensitive latched mode is selected

DS12140 - Rev 2 page 83/172



9.55 CTRL2_OIS (71h)

OIS configuration register. Primary interface for read-only (r); only Aux SPI can write to this register (r/w).

Table 149. CTRL2_OIS register

HPM1_OIS HPM0_OIS	0	FTYPE_1 _OIS	FTYPE_0 _OIS	HP_EN_OIS	
-------------------	---	-----------------	-----------------	-----------	--

Table 150. CTRL2_OIS register description

	Selects gyroscope OIS chain digital high-pass filter cutoff. Default value: 00
HPM[1:0]_OIS	(00: 16 mHz;
	01: 65 mHz;
	10: 260 mHz;
	11: 1.04 Hz)
FTYPE_[1:0]_OIS	Selects gyroscope digital LPF1 filter bandwidth. Table 151 shows cutoff and phase values obtained with all configurations.
HP_EN_OIS	Enables gyroscope OIS chain digital high-pass filter

Table 151. Gyroscope OIS chain digital LPF1 filter bandwidth selection

FTYPE_[1:0]_OIS	Cutoff [Hz]	Phase @ 20 Hz [°]
00	335.5	-6.69
01	232.0	-8.78
10	171.1	-11.18
11	609.0	-4.91

DS12140 - Rev 2 page 84/172



9.56 CTRL3_OIS (72h)

OIS configuration register. Primary interface for read-only (r); only Aux SPI can write to this register (r/w).

Table 152. CTRL3_OIS register

FS1_XL_ OIS	FS0_XL_ OIS	FILTER_XL_ CONF_OIS_2	FILTER_XL_ CONF_OIS_1	FILTER_XL_ CONF_OIS_0	ST1_OIS	ST0_OIS	ST_OIS_ CLAMPDIS	
----------------	----------------	--------------------------	--------------------------	--------------------------	---------	---------	---------------------	--

Table 153. CTRL3_OIS register description

FS[1:0]_XL_OIS	Selects accelerometer OIS channel full-scale. See Table 154.		
FILTER_XL_ CONF_OIS_[2:0] Selects accelerometer OIS channel bandwidth. See Table 155.			
	Selects gyroscope OIS chain self-test. Default value: 00		
	Table 156 lists the output variation when the self-test is enabled and ST_OIS_CLAMPDIS = '1'.		
ST[1:0] OIS	(00: Normal mode;		
31[1.0]_013	01: Positive sign self-test;		
	10: Normal mode;		
	11: Negative sign self-test)		
	Disables OIS chain clamp		
ST_OIS_ CLAMPDIS	(0: All OIS chain outputs = 8000h during self-test;		
	1: OIS chain self-test outputs as shown in Table 156.		

Table 154. Accelerometer OIS channel full-scale selection

FS[1:0]_XL_OIS	XL_FS_MODE = '0'	XL_FS_MODE = '1'	
	XL UI ON	XL UI PD	-
00 (default)		2 g	2 g
01	Full-scale selected from user interface	16 <i>g</i>	2 g
10	Full-scale selected from user interface	4 g	4 g
11		8 g	8 g

Note: XL_FS_MODE bit is in CTRL8_XL (17h).

Note: When the accelerometer full-scale value is selected only from the UI side it is readable also from the OIS side.

Table 155. Accelerometer OIS channel bandwidth and phase

FILTER_XL_CONF_OIS[2:0]	Typ. overall bandwidth [Hz]	Typ. overall phase [°]
000	289	-5.72 @ 20 Hz
001	258	-6.80 @ 20 Hz
010	120	-13.2 @ 20 Hz
011	65.1	-21.5 @ 20 Hz
100	33.2	-19.1 @ 10 Hz
101	16.6	-33.5 @ 10 Hz

DS12140 - Rev 2 page 85/172



FILTER_XL_CONF_OIS[2:0]	Typ. overall bandwidth [Hz]	Typ. overall phase [°]
110	8.30	-26.7 @ 4 Hz
111	4.14	-26.2 @ 2 Hz

Table 156. Self-test nominal output variation

Full scale	Ouput variation [dps]
2000	400
1000	200
500	100
250	50
125	25

9.57 X_OFS_USR (73h)

Accelerometer X-axis user offset correction (r/w). The offset value set in the X_OFS_USR offset register is internally subtracted from the acceleration value measured on the X-axis.

Table 157. X_OFS_USR register

| X_OFS_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| USR_7 | USR_6 | USR_5 | USR_4 | USR_3 | USR_2 | USR_1 | USR_0 |

Table 158. X_OFS_USR register description

X_OFS_USR_[7:0] Accelerometer X-axis user offset correction expressed in two's complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].

9.58 Y_OFS_USR (74h)

Accelerometer Y-axis user offset correction (r/w). The offset value set in the Y_OFS_USR offset register is internally subtracted from the acceleration value measured on the Y-axis.

Table 159. Y_OFS_USR register

		Y_OFS_ USR_7	Y_OFS_ USR_6	Y_OFS_ USR_5	Y_OFS_ USR_4	Y_OFS_ USR_3	Y_OFS_ USR_2	Y_OFS_ USR_1	Y_OFS_ USR_0
--	--	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------

Table 160. Y_OFS_USR register description

Y_OFS_USR_[7:0] Accelerometer Y-axis user offset calibration expressed in 2's complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127, +127].

DS12140 - Rev 2 page 86/172



9.59 Z_OFS_USR (75h)

Accelerometer Z-axis user offset correction (r/w). The offset value set in the Z_OFS_USR offset register is internally subtracted from the acceleration value measured on the Z-axis.

Table 161. Z_OFS_USR register

| Z_OFS_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| USR_7 | USR_6 | USR_5 | USR_4 | USR_3 | USR_2 | USR_1 | USR_0 |

Table 162. Z_OFS_USR register description

9.60 FIFO_DATA_OUT_TAG (78h)

FIFO tag register (r)

Table 163. FIFO_DATA_OUT_TAG register

	TAG_ SENSOR_4	TAG_ SENSOR_3	TAG_ SENSOR_2	TAG_ SENSOR_1	TAG_ SENSOR_0	TAG_CNT_1	TAG_CNT_0	TAG_ PARITY	
--	------------------	------------------	------------------	------------------	------------------	-----------	-----------	----------------	--

Table 164. FIFO_DATA_OUT_TAG register description

	FIFO tag: identifies the sensor in:
TAG_SENSOR_[4:0]	FIFO_DATA_OUT_X_L (79h) and FIFO_DATA_OUT_X_H (7Ah), FIFO_DATA_OUT_Y_L (7Bh) and FIFO_DATA_OUT_Y_H (7Ch), and FIFO_DATA_OUT_Z_L (7Dh) and FIFO_DATA_OUT_Z_H (7Eh)
	For details, refer to Table 165
TAG_CNT_[1:0]	2-bit counter which identifies sensor time slot
TAG_PARITY	Parity check of TAG content

Table 165. FIFO tag

TAG_SENSOR_[4:0]	Sensor name
0x01	Gyroscope NC
0x02	Accelerometer NC
0x03	Temperature
0x04	Timestamp
0x05	CFG_Change
0x06	Accelerometer NC_T_2
0x07	Accelerometer NC_T_1
0x08	Accelerometer 2xC
0x09	Accelerometer 3xC
0x0A	Gyroscope NC_T_2
0x0B	Gyroscope NC_T_1
0x0C	Gyroscope 2xC
0x0D	Gyroscope 3xC
0x0E	Sensor Hub Slave 0

DS12140 - Rev 2 page 87/172



TAG_SENSOR_[4:0]	Sensor name
0x0F	Sensor Hub Slave 1
0x10	Sensor Hub Slave 2
0x11	Sensor Hub Slave 3
0x12	Step Counter
0x19	Sensor Hub Nack

9.61 FIFO_DATA_OUT_X_L (79h) and FIFO_DATA_OUT_X_H (7Ah)

FIFO data output X (r)

Table 166. FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L registers

D15	D14	D13	D12	D11	D10	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

Table 167. FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L register description

D[15:0] FIFO X-axis output

9.62 FIFO_DATA_OUT_Y_L (7Bh) and FIFO_DATA_OUT_Y_H (7Ch)

FIFO data output Y (r)

Table 168. FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L registers

D15	D14	D13	D12	D11	D10	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

Table 169. FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L register description

D[15:0] FIFO Y-axis output

9.63 FIFO_DATA_OUT_Z_L (7Dh) and FIFO_DATA_OUT_Z_H (7Eh)

FIFO data output Z (r)

Table 170. FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L registers

D15	D14	D13	D12	D11	D10	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

Table 171. FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L register description

D[15:0] FIFO Z-axis output		
----------------------------	--	--

DS12140 - Rev 2 page 88/172



10 Embedded functions register mapping

The table given below provides a list of the registers for the embedded functions available in the device and the corresponding addresses. Embedded functions registers are accessible when FUNC_CFG_EN is set to '1' in FUNC_CFG_ACCESS (01h).

Table 172. Register address map - embedded functions

Nama	Type	Register address		Default	Comment	
Name	Туре	Hex	Binary	Delauit	Comment	
PAGE_SEL	r/w	02	0000010	0000001		
EMB_FUNC_EN_A	r/w	04	00000100	00000000		
EMB_FUNC_EN_B	r/w	05	00000101	00000000		
PAGE_ADDRESS	r/w	08	00001000	00000000		
PAGE_VALUE	r/w	09	00001001	00000000		
EMB_FUNC_INT1	r/w	0A	00001010	00000000		
FSM_INT1_A	r/w	0B	00001011	00000000		
FSM_INT1_B	r/w	0C	00001100	00000000		
EMB_FUNC_INT2	r/w	0E	00001110	00000000		
FSM_INT2_A	r/w	0F	00001111	00000000		
FSM_INT2_B	r/w	10	00010000	00000000		
EMB_FUNC_STATUS	r	12	00010010	output		
FSM_STATUS_A	r	13	00010011	output		
FSM_STATUS_B	r	14	00010100	output		
PAGE_RW	r/w	17	00010111	00000000		
RESERVED		18-43				
EMB_FUNC_FIFO_CFG	r/w	44	01000100	00000000		
FSM_ENABLE_A	r/w	46	01000110	00000000		
FSM_ENABLE_B	r/w	47	01000111	00000000		
FSM_LONG_COUNTER_L	r/w	48	01001000	00000000		
FSM_LONG_COUNTER_H	r/w	49	01001001	00000000		
FSM_LONG_COUNTER_CLEAR	r/w	4A	01001010	00000000		
FSM_OUTS1	r	4C	01001100	output		
FSM_OUTS2	r	4D	01001101	output		
FSM_OUTS3	r	4E	01001110	output		
FSM_OUTS4	r	4F	01001111	output		
FSM_OUTS5	r	50	01010000	output		
FSM_OUTS6	r	51	01010001	output		
FSM_OUTS7	r	52	01010010	output		
FSM_OUTS8	r	53	01010011	output		
FSM_OUTS9	r	54	01010100	output		
FSM_OUTS10	r	55	01010101	output		

DS12140 - Rev 2 page 89/172



Name	Time	Regi	ster address	Default	Comment
name	Туре	Hex	Binary	Default	Comment
FSM_OUTS11	r	56	01010110	output	
FSM_OUTS12	r	57	01010111	output	
FSM_OUTS13	r	58	01011000	output	
FSM_OUTS14	r	59	01011001	output	
FSM_OUTS15	r	5A	01011010	output	
FSM_OUTS16	r	5B	01011011	output	
RESERVED		5E	01011110		
EMB_FUNC_ODR_CFG_B	r/w	5F	01011111	01001011	
STEP_COUNTER_L	r	62	01100010	output	
STEP_COUNTER_H	r	63	01100011	output	
EMB_FUNC_SRC	r/w	64	01100100	output	
EMB_FUNC_INIT_A	r/w	66	01100110	00000000	
EMB_FUNC_INIT_B	r/w	67	01100111	00000000	

Registers marked as Reserved must not be changed. Writing to those registers may cause permanent damage to the device.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

DS12140 - Rev 2 page 90/172



11 Embedded functions register description

11.1 PAGE_SEL (02h)

Enable advanced features dedicated page (r/w)

Table 173. PAGE_SEL register

PAGE_SEL3	PAGE_SEL2	PAGE_SEL1	PAGE_SEL0	0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	1 ⁽²⁾
-----------	-----------	-----------	-----------	------------------	------------------	------------------	-------------------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 174. PAGE_SEL register description

PAGE_SEL[3:0]	VCE 8E1 [3:0]	Select the advanced features dedicated page
	AGE_SEL[3.0]	Default value: 0000

11.2 EMB_FUNC_EN_A (04h)

Embedded functions enable register (r/w)

Table 175. EMB_FUNC_EN_A register

0 ⁽¹⁾	0 ⁽¹⁾	SIGN_ MOTION_EN	TILT_EN	PEDO_EN	0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾
------------------	------------------	--------------------	---------	---------	------------------	------------------	------------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 176. EMB_FUNC_EN_A register description

	Enable significant motion detection function. Default value: 0				
SIGN_MOTION_EN	(0: significant motion detection function disabled;				
	1: significant motion detection function enabled)				
TILT_EN	Enable tilt calculation. Default value: 0				
	(0: tilt algorithm disabled;				
	1: tilt algorithm enabled)				
	Enable pedometer algorithm. Default value: 0				
PEDO_EN	(0: pedometer algorithm disabled;				
	1: pedometer algorithm enabled)				

DS12140 - Rev 2 page 91/172

^{2.} This bit must be set to '1' for the correct operation of the device.



11.3 EMB_FUNC_EN_B (05h)

Embedded functions enable register (r/w)

Table 177. EMB_FUNC_EN_B register

0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	PEDO_ ADV_EN	FIFO_ COMPR_EN	0 ⁽¹⁾	0 ⁽¹⁾	FSM_EN	
------------------	------------------	------------------	-----------------	-------------------	------------------	------------------	--------	--

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 178. EMB_FUNC_EN_B register description

	Enable pedometer false-positive rejection block and advanced detection feature block. Default value: 0
PEDO_ADV_EN	(0: Pedometer advanced features block disabled;
	1: Pedometer advanced features block enabled)
	Enable FIFO compression feature. Default value: 0
FIFO_COMPR_EN ⁽¹⁾	(0: FIFO compression feature disabled;
	1: FIFO compression feature enabled)
ECM EN	Enable Finite State Machine (FSM) feature. Default value: 0
FSM_EN	(0: FSM feature disabled; 1: FSM feature enabled)

^{1.} This bit is effective if the FIFO_COMPR_RT_EN bit of FIFO_CTRL2 (08h) is set to 1.

11.4 PAGE_ADDRESS (08h)

Page address register (r/w)

Table 179. PAGE_ADDRESS register

| PAGE_ |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADDR7 | ADDR6 | ADDR5 | ADDR4 | ADDR3 | ADDR2 | ADDR1 | ADDR0 |

Table 180. PAGE_ADDRESS register description

	After setting the bit PAGE_WRITE / PAGE_READ in register PAGE_RW (17h), this register is used to set	
PAGE_ADDR[7:0]	the address of the register to be written/read in the advanced features page selected through the bits	
	PAGE_SEL[3:0] in register PAGE_SEL (02h).	

DS12140 - Rev 2 page 92/172



11.5 PAGE_VALUE (09h)

Page value register (r/w)

Table 181. PAGE_VALUE register

PAGE_								
VALUE7	VALUE6	VALUE5	VALUE4	VALUE3	VALUE2	VALUE1	VALUE0	

Table 182. PAGE_VALUE register description

	These bits are used to write (if the bit PAGE_WRITE = 1 in register PAGE_RW (17h)) or read (if the bit PAGE_READ = 1 in register PAGE_RW (17h)) the data at the address PAGE_ADDR[7:0] of the selected
	advanced features page.

11.6 EMB_FUNC_INT1 (0Ah)

INT1 pin control register (r/w)

Each bit in this register enables a signal to be carried through INT1. The pin's output will supply the OR combination of the selected signals.

Table 183. EMB_FUNC_INT1 register

IN FS		0 ⁽¹⁾	INT1_ SIG_MOT	INT1_TILT	INT1_STEP_ DETECTOR	0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	
----------	--	------------------	------------------	-----------	------------------------	------------------	------------------	------------------	--

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 184. EMB_FUNC_INT1 register description

INT1_FSM_LC ⁽¹⁾	Routing of FSM long counter timeout interrupt event on INT1. Default value: 0 (0: routing on INT1 disabled; 1: routing on INT1 enabled)
INT1_SIG_MOT ⁽¹⁾	Routing of significant motion event on INT1. Default value: 0 (0: routing on INT1 disabled; 1: routing on INT1 enabled)
INT1_TILT ⁽¹⁾	Routing of tilt event on INT1. Default value: 0 (0: routing on INT1 disabled; 1: routing on INT1 enabled)
INT1_STEP_ DETECTOR ⁽¹⁾	Routing of pedometer step recognition event on INT1. Default value: 0 (0: routing on INT1 disabled; 1: routing on INT1 enabled)

^{1.} This bit is effective if the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to 1.

DS12140 - Rev 2 page 93/172



11.7 FSM_INT1_A (0Bh)

INT1 pin control register (r/w)

Each bit in this register enables a signal to be carried through INT1. The pin's output will supply the OR combination of the selected signals.

Table 185. FSM_INT1_A register

| INT1_ |
|-------|-------|-------|-------|-------|-------|-------|-------|
| FSM8 | FSM7 | FSM6 | FSM5 | FSM4 | FSM3 | FSM2 | FSM1 |

Table 186. FSM_INT1_A register description

INT1_FSM8 ⁽¹⁾	Routing of FSM8 interrupt event on INT1. Default value: 0
INTI_I SMO	(0: routing on INT1 disabled; 1: routing on INT1 enabled)
INT1_FSM7 ⁽¹⁾	Routing of FSM7 interrupt event on INT1. Default value: 0
INTI_I SIMI/ /	(0: routing on INT1 disabled; 1: routing on INT1 enabled)
INT1 FSM6 ⁽¹⁾	Routing of FSM6 interrupt event on INT1. Default value: 0
INTI_FSIVIO	(0: routing on INT1 disabled; 1: routing on INT1 enabled)
INIT4 FOME(1)	Routing of FSM5 interrupt event on INT1. Default value: 0
INT1_FSM5 ⁽¹⁾	(0: routing on INT1 disabled; 1: routing on INT1 enabled)
INT1 FSM4 ⁽¹⁾	Routing of FSM4 interrupt event on INT1. Default value: 0
IINTI_FSIVI4***	(0: routing on INT1 disabled; 1: routing on INT1 enabled)
INT1 FSM3 ⁽¹⁾	Routing of FSM3 interrupt event on INT1. Default value: 0
INTI_FSIVIS**	(0: routing on INT1 disabled; 1: routing on INT1 enabled)
INT1 FSM2 ⁽¹⁾	Routing of FSM2 interrupt event on INT1. Default value: 0
INTI_FOIVIZ***	(0: routing on INT1 disabled; 1: routing on INT1 enabled)
INIT1 ECM1(1)	Routing of FSM1 interrupt event on INT1. Default value: 0
INT1_FSM1 ⁽¹⁾	(0: routing on INT1 disabled; 1: routing on INT1 enabled)

^{1.} This bit is effective if the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to 1.

DS12140 - Rev 2 page 94/172



11.8 FSM_INT1_B (0Ch)

INT1 pin control register (r/w)

Each bit in this register enables a signal to be carried through INT1. The pin's output will supply the OR combination of the selected signals.

Table 187. FSM_INT1_B register

| INT1_ |
|-------|-------|-------|-------|-------|-------|-------|-------|
| FSM16 | FSM15 | FSM14 | FSM13 | FSM12 | FSM11 | FSM10 | FSM9 |

Table 188. FSM_INT1_B register description

INITA FOMAC(1)	Routing of FSM16 interrupt event on INT1. Default value: 0
INT1_FSM16 ⁽¹⁾	(0: routing on INT1 disabled; 1: routing on INT1 enabled)
INITA FOMAE(1)	Routing of FSM15 interrupt event on INT1. Default value: 0
INT1_FSM15 ⁽¹⁾	(0: routing on INT1 disabled; 1: routing on INT1 enabled)
INT1 FSM14 ⁽¹⁾	Routing of FSM14 interrupt event on INT1. Default value: 0
INTI_F3W14***	(0: routing on INT1 disabled; 1: routing on INT1 enabled)
INIT4 FCM42(1)	Routing of FSM13 interrupt event on INT1. Default value: 0
INT1_FSM13 ⁽¹⁾	(0: routing on INT1 disabled; 1: routing on INT1 enabled)
INT1 FSM12 ⁽¹⁾	Routing of FSM12 interrupt event on INT1. Default value: 0
INTI_FSWI12	(0: routing on INT1 disabled; 1: routing on INT1 enabled)
INT1 FSM11 ⁽¹⁾	Routing of FSM11 interrupt event on INT1. Default value: 0
INTI_I SWITE	(0: routing on INT1 disabled; 1: routing on INT1 enabled)
INT1 FSM10 ⁽¹⁾	Routing of FSM10 interrupt event on INT1. Default value: 0
INTI_I SWITO	(0: routing on INT1 disabled; 1: routing on INT1 enabled)
INT1 FSM9 ⁽¹⁾	Routing of FSM9 interrupt event on INT1. Default value: 0
IIVT I_I SIVI9	(0: routing on INT1 disabled; 1: routing on INT1 enabled)

^{1.} This bit is effective if the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to 1.

DS12140 - Rev 2 page 95/172



11.9 EMB_FUNC_INT2 (0Eh)

INT2 pin control register (r/w)

Each bit in this register enables a signal to be carried through INT2. The pin's output will supply the OR combination of the selected signals.

Table 189. EMB_FUNC_INT2 register

INT2_ FSM_LC	0 ⁽¹⁾	INT2_ SIG_MOT	INT2_TILT	INT2_STEP_ DETECTOR	0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾
-----------------	------------------	------------------	-----------	------------------------	------------------	------------------	------------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 190. EMB_FUNC_INT2 register description

INT2_FSM_LC ⁽¹⁾	Routing of FSM long counter timeout interrupt event on INT2. Default value: 0 (0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2_SIG_MOT ⁽¹⁾	Routing of significant motion event on INT2. Default value: 0 (0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2_TILT ⁽¹⁾	Routing of tilt event on INT2. Default value: 0 (0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2_STEP_ DETECTOR ⁽¹⁾	Routing of pedometer step recognition event on INT2. Default value: 0 (0: routing on INT2 disabled; 1: routing on INT2 enabled)

^{1.} This bit is effective if the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to 1.

DS12140 - Rev 2 page 96/172



11.10 FSM_INT2_A (0Fh)

INT2 pin control register (r/w)

Each bit in this register enables a signal to be carried through INT2. The pin's output will supply the OR combination of the selected signals.

Table 191. FSM_INT2_A register

| INT2_ |
|-------|-------|-------|-------|-------|-------|-------|-------|
| FSM8 | FSM7 | FSM6 | FSM5 | FSM4 | FSM3 | FSM2 | FSM1 |

Table 192. FSM_INT2_A register description

INT2_FSM8 ⁽¹⁾	Routing of FSM8 interrupt event on INT2. Default value: 0
	(0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2 FSM7 ⁽¹⁾	Routing of FSM7 interrupt event on INT2. Default value: 0
11V12_1 31V17	(0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2 FSM6 ⁽¹⁾	Routing of FSM6 interrupt event on INT2. Default value: 0
INTZ_I SIVIO	(0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2_FSM5 ⁽¹⁾	Routing of FSM5 interrupt event on INT2. Default value: 0
IIN12_F3IVI3	(0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2_FSM4 ⁽¹⁾	Routing of FSM4 interrupt event on INT2. Default value: 0
IINTZ_I SIVI4***	(0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2 FSM3 ⁽¹⁾	Routing of FSM3 interrupt event on INT2. Default value: 0
INTZ_I SIVIS	(0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2 FSM2 ⁽¹⁾	Routing of FSM2 interrupt event on INT2. Default value: 0
INTZ_I SIVIZY	(0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2_FSM1 ⁽¹⁾	Routing of FSM1 interrupt event on INT2. Default value: 0
INTZ_I SIVIT	(0: routing on INT2 disabled; 1: routing on INT2 enabled)

^{1.} This bit is effective if the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to 1.

DS12140 - Rev 2 page 97/172



11.11 FSM_INT2_B (10h)

INT2 pin control register (r/w)

Each bit in this register enables a signal to be carried through INT2. The pin's output will supply the OR combination of the selected signals.

Table 193. FSM_INT2_B register

INT2_ FSM16	INT2_ FSM15	INT2_ FSM14	INT2_	INT2_ FSM12	INT2_ FSM11	INT2_ FSM10	INT2_ FSM9
FSIVITO	FOINITO	FSIVI 14	FSM13	FSIVITZ	FOWITI	FOINTU	FOIVIS

Table 194. FSM_INT2_B register description

INITO FORMAC(1)	Routing of FSM16 interrupt event on INT2. Default value: 0
INT2_FSM16 ⁽¹⁾	(0: routing on INT2 disabled; 1: routing on INT2 enabled)
INITO FOMAE(1)	Routing of FSM15 interrupt event on INT2. Default value: 0
INT2_FSM15 ⁽¹⁾	(0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2 FSM14 ⁽¹⁾	Routing of FSM14 interrupt event on INT2. Default value: 0
IN12_F3W14***	(0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2_FSM13 ⁽¹⁾	Routing of FSM13 interrupt event on INT2. Default value: 0
INTZ_I SWITS	(0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2 FSM12 ⁽¹⁾	Routing of FSM12 interrupt event on INT2. Default value: 0
INTZ_I SWIZ	(0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2 FSM11 ⁽¹⁾	Routing of FSM11 interrupt event on INT2. Default value: 0
INTZ_I SWITE	(0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2 FSM10 ⁽¹⁾	Routing of FSM10 interrupt event on INT2. Default value: 0
INTZ_I SWIO	(0: routing on INT2 disabled; 1: routing on INT2 enabled)
INT2 FSM9 ⁽¹⁾	Routing of FSM9 interrupt event on INT2. Default value: 0
IIVIZ_I OWIO	(0: routing on INT2 disabled; 1: routing on INT2 enabled)

^{1.} This bit is effective if the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to 1.

DS12140 - Rev 2 page 98/172



11.12 EMB_FUNC_STATUS (12h)

Embedded function status register (r)

Table 195. EMB_FUNC_STATUS register

IS_ FSM_LC	0	IS_ SIGMOT	IS_ TILT	IS_ STEP_DET	0	0	0
---------------	---	---------------	-------------	-----------------	---	---	---

Table 196. EMB_FUNC_STATUS register description

IS_FSM_LC Interrupt status bit for FSM long counter timeout interrupt event. (1: interrupt detected; 0: no interrupt)			
IS_SIGMOT	Interrupt status bit for significant motion detection (1: interrupt detected; 0: no interrupt)		
IS_TILT	Interrupt status bit for tilt detection (1: interrupt detected; 0: no interrupt)		
IS_STEP_DET	Interrupt status bit for step detection (1: interrupt detected; 0: no interrupt)		

DS12140 - Rev 2 page 99/172



11.13 FSM_STATUS_A (13h)

Finite State Machine status register (r)

Table 197. FSM_STATUS_A register

IS_FSM8	IS_FSM7	IS_FSM6	IS_FSM5	IS_FSM4	IS_FSM3	IS_FSM2	IS_FSM1
_	_	_	_	_	_	_	_

Table 198. FSM_STATUS_A register description

	Later with state in hit far FCMO into wint a count
IS_FSM8	Interrupt status bit for FSM8 interrupt event.
	(1: interrupt detected; 0: no interrupt)
IS_FSM7	Interrupt status bit for FSM7 interrupt event.
13_1 3W1	(1: interrupt detected; 0: no interrupt)
IS FSM6	Interrupt status bit for FSM6 interrupt event.
13_1 3W0	(1: interrupt detected; 0: no interrupt)
IC ECME	Interrupt status bit for FSM5 interrupt event.
IS_FSM5	(1: interrupt detected; 0: no interrupt)
IS FSM4	Interrupt status bit for FSM4 interrupt event.
13_1 3144	(1: interrupt detected; 0: no interrupt)
IS FSM3	Interrupt status bit for FSM3 interrupt event.
13_1 31413	(1: interrupt detected; 0: no interrupt)
IS_FSM2	Interrupt status bit for FSM2 interrupt event.
IO_I OWE	(1: interrupt detected; 0: no interrupt)
IC ECM1	Interrupt status bit for FSM1 interrupt event.
IS_FSM1	(1: interrupt detected; 0: no interrupt)

DS12140 - Rev 2 page 100/172



11.14 FSM_STATUS_B (14h)

Finite State Machine status register (r)

Table 199. FSM_STATUS_B register

IS_FSM16 IS_FSM1	IS_FSM14	IS_FSM13	IS_FSM12	IS_FSM11	IS_FSM10	IS_FSM9
------------------	----------	----------	----------	----------	----------	---------

Table 200. FSM_STATUS_B register description

IS FSM16	Interrupt status bit for FSM16 interrupt event.
	(1: interrupt detected; 0: no interrupt)
IS FSM15	Interrupt status bit for FSM15 interrupt event.
10_1 010113	(1: interrupt detected; 0: no interrupt)
IS_FSM14	Interrupt status bit for FSM14 interrupt event.
13_1 31/14	(1: interrupt detected; 0: no interrupt)
IC ECM12	Interrupt status bit for FSM13 interrupt event.
IS_FSM13	(1: interrupt detected; 0: no interrupt)
IS FSM12	Interrupt status bit for FSM12 interrupt event.
13_1 31/12	(1: interrupt detected; 0: no interrupt)
IS_FSM11	Interrupt status bit for FSM11 interrupt event.
13_1 31/11	(1: interrupt detected; 0: no interrupt)
IS_FSM10	Interrupt status bit for FSM10 interrupt event.
13_1 311110	(1: interrupt detected; 0: no interrupt)
IC ECMO	Interrupt status bit for FSM9 interrupt event.
IS_FSM9	(1: interrupt detected; 0: no interrupt)

DS12140 - Rev 2 page 101/172



11.15 PAGE_RW (17h)

Enable read and write mode of advanced features dedicated page (r/w)

Table 201. PAGE_RW register

EMB_ FUNC_L	PAGE_ R WRITE	PAGE_ READ	0 ⁽¹⁾				
----------------	------------------	---------------	------------------	------------------	------------------	------------------	------------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 202. PAGE_RW register description

	Latched Interrupt mode for embedded functions. Default value: 0
EMB_FUNC_LIR	(0: Embedded Functions interrupt request not latched;
	1: Embedded Functions interrupt request latched)
	Enable writes to the selected advanced features dedicated page. (1)
PAGE_WRITE	Default value: 0
	(1: enable; 0: disable)
	Enable reads from the selected advanced features dedicated page. (1)
PAGE_READ	Default value: 0
	(1: enable; 0: disable)

^{1.} Page selected by PAGE_SEL[3:0] in PAGE_SEL (02h) register.

11.16 EMB_FUNC_FIFO_CFG (44h)

Embedded functions batching configuration register (r/w)

Table 203. EMB_FUNC_FIFO_CFG register

0 ⁽¹⁾ PEDO_ FIFO_EN 0 ⁽¹⁾ 0 ⁽¹⁾ 0 ⁽¹⁾ 0 ⁽¹⁾ 0 ⁽¹⁾ 0 ⁽¹⁾	0 ⁽¹⁾	FIFO_EN	0 ⁽¹⁾		0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾
--	------------------	---------	------------------	--	------------------	------------------	------------------	------------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 204. EMB_FUNC_FIFO_CFG register description

PEDO_FIFO_EN	Enable FIFO batching of step counter values. Default value: 0

DS12140 - Rev 2 page 102/172



11.17 FSM_ENABLE_A (46h)

FSM enable register (r/w)

Table 205. FSM_ENABLE_A register

	FSM8 EN	FSM7 EN	FSM6 EN	FSM5 EN	FSM4 EN	FSM3 EN	FSM2 EN	FSM1 EN
- 1	_	_	_	_	_	_	_	_

Table 206. FSM_ENABLE_A register description

FSM8_EN	FSM8 enable. Default value: 0 (0: FSM8 disabled; 1: FSM8 enabled)
FSM7_EN	FSM7 enable. Default value: 0 (0: FSM7 disabled; 1: FSM7 enabled)
FSM6_EN	FSM6 enable. Default value: 0 (0: FSM6 disabled; 1: FSM6 enabled)
FSM5_EN	FSM5 enable. Default value: 0 (0: FSM5 disabled; 1: FSM5 enabled)
FSM4_EN	FSM4 enable. Default value: 0 (0: FSM4 disabled; 1: FSM4 enabled)
FSM3_EN	FSM3 enable. Default value: 0 (0: FSM3 disabled; 1: FSM3 enabled)
FSM2_EN	FSM2 enable. Default value: 0 (0: FSM2 disabled; 1: FSM2 enabled)
FSM1_EN	FSM1 enable. Default value: 0 (0: FSM1 disabled; 1: FSM1 enabled)

11.18 FSM_ENABLE_B (47h)

FSM enable register (r/w)

Table 207. FSM_ENABLE_B register

FSI	M16_EN	FSM15_EN	FSM14_EN	FSM13_EN	FSM12_EN	FSM11_EN	FSM10_EN	FSM9_EN	
-----	--------	----------	----------	----------	----------	----------	----------	---------	--

Table 208. FSM_ENABLE_B register description

FSM16_EN	FSM16 enable. Default value: 0 (0: FSM16 disabled; 1: FSM16 enabled)
FSM15_EN	FSM15 enable. Default value: 0 (0: FSM15 disabled; 1: FSM15 enabled)
FSM14_EN	FSM14 enable. Default value: 0 (0: FSM14 disabled; 1: FSM14 enabled)
FSM13_EN	FSM13 enable. Default value: 0 (0: FSM13 disabled; 1: FSM13 enabled)
FSM12_EN	FSM12 enable. Default value: 0 (0: FSM12 disabled; 1: FSM12 enabled)
FSM11_EN	FSM11 enable. Default value: 0 (0: FSM11 disabled; 1: FSM11 enabled)
FSM10_EN	FSM10 enable. Default value: 0 (0: FSM10 disabled; 1: FSM10 enabled)
FSM9_EN	FSM9 enable. Default value: 0 (0: FSM9 disabled; 1: FSM9 enabled)

DS12140 - Rev 2 page 103/172



11.19 FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h)

FSM long counter status register (r/w)

Long counter value is an unsigned integer value (16-bit format); this value can be reset using the LC_CLEAR bit in FSM_LONG_COUNTER_CLEAR (4Ah) register.

Table 209. FSM_LONG_COUNTER_L register

FSM_LC_7	FSM_LC_6 FSM_LC	5 FSM_LC_4	FSM_LC_3	FSM_LC_2	FSM_LC_1	FSM_LC_0
----------	-----------------	------------	----------	----------	----------	----------

Table 210. FSM_LONG_COUNTER_L register description

FSM LC [7:0]	Long counter current value (LSbyte). Default value: 00000000
1 0.01_20_[7.0]	Long Counter Carront Value (Lobyto). Dolatit Value: Coccooc

Table 211. FSM_LONG_COUNTER_H register

	FSM LC 15	FSM LC 14	FSM LC 13	FSM LC 12	FSM LC 11	FSM LC 10	FSM LC 9	FSM LC 8
--	-----------	-----------	-----------	-----------	-----------	-----------	----------	----------

Table 212. FSM_LONG_COUNTER_H register description

FSM_LC_[15:8]	Long counter current value (MSbyte). Default value: 00000000
	3

11.20 FSM_LONG_COUNTER_CLEAR (4Ah)

FSM long counter reset register (r/w)

Table 213. FSM_LONG_COUNTER_CLEAR register

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 214. FSM_LONG_COUNTER_CLEAR register description

FSM_LC_CLEARED	This read-only bit is automatically set to 1 when the long counter reset is done. Default value: 0
FSM_LC_CLEAR	Clear FSM long counter value. Default value: 0

DS12140 - Rev 2 page 104/172



11.21 FSM_OUTS1 (4Ch)

FSM1 output register (r)

Table 215. FSM_OUTS1 register

РΧ	N X	PΥ	NY	PΖ	ΝZ	PV	N V
_	_	_	_	_	_	_	_

Table 216. FSM_OUTS1 register description

P_X	FSM1 output: positive event detected on the X-axis.
_^	(0: event not detected; 1: event detected)
N X	FSM1 output: negative event detected on the X-axis.
IN_X	(0: event not detected; 1: event detected)
P_Y	FSM1 output: positive event detected on the Y-axis.
' _ '	(0: event not detected; 1: event detected)
N. V	FSM1 output: negative event detected on the Y-axis.
N_Y	(0: event not detected; 1: event detected)
P_Z	FSM1 output: positive event detected on the Z-axis.
\ \ _Z	(0: event not detected; 1: event detected)
N_Z	FSM1 output: negative event detected on the Z-axis.
11_2	(0: event not detected; 1: event detected)
P_V	FSM1 output: positive event detected on the vector.
' _ '	(0: event not detected; 1: event detected
N_V	FSM1 output: negative event detected on the vector.
	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 105/172





11.22 FSM_OUTS2 (4Dh)

FSM2 output register (r)

Table 217. FSM_OUTS2 register

РΧ	N X	PΥ	NY	PΖ	ΝZ	PV	ΝV
_	_	_	_	_	_	_	_

Table 218. FSM_OUTS2 register description

P_X	FSM2 output: positive event detected on the X-axis.
_^	(0: event not detected; 1: event detected)
N. V	FSM2 output: negative event detected on the X-axis.
N_X	(0: event not detected; 1: event detected)
P_Y	FSM2 output: positive event detected on the Y-axis.
F_1	(0: event not detected; 1: event detected)
NI V	FSM2 output: negative event detected on the Y-axis.
N_Y	(0: event not detected; 1: event detected)
D 7	FSM2 output: positive event detected on the Z-axis.
P_Z	(0: event not detected; 1: event detected)
N 7	FSM2 output: negative event detected on the Z-axis.
N_Z	(0: event not detected; 1: event detected)
P_V	FSM2 output: positive event detected on the vector.
	(0: event not detected; 1: event detected
N_V	FSM2 output: negative event detected on the vector.
IN_V	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 106/172





11.23 FSM_OUTS3 (4Eh)

FSM3 output register (r)

Table 219. FSM_OUTS3 register

РΧ	N X	PΥ	NY	PΖ	ΝZ	PV	ΝV
_	_	_	_	_	_	_	_

Table 220. FSM_OUTS3 register description

P_X	FSM3 output: positive event detected on the X-axis.
_^	(0: event not detected; 1: event detected)
N. Y	FSM3 output: negative event detected on the X-axis.
N_X	(0: event not detected; 1: event detected)
P_Y	FSM3 output: positive event detected on the Y-axis.
- '	(0: event not detected; 1: event detected)
NI V	FSM3 output: negative event detected on the Y-axis.
N_Y	(0: event not detected; 1: event detected)
D 7	FSM3 output: positive event detected on the Z-axis.
P_Z	(0: event not detected; 1: event detected)
N_Z	FSM3 output: negative event detected on the Z-axis.
	(0: event not detected; 1: event detected)
P_V	FSM3 output: positive event detected on the vector.
	(0: event not detected; 1: event detected
N_V	FSM3 output: negative event detected on the vector.
IN_V	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 107/172



11.24 FSM_OUTS4 (4Fh)

FSM4 output register (r)

Table 221. FSM_OUTS4 register

РΧ	N X	PΥ	NY	PΖ	ΝZ	PV	ΝV
_	_	_	_	_	_	_	_

Table 222. FSM_OUTS4 register description

P_X	FSM4 output: positive event detected on the X-axis.
_^	(0: event not detected; 1: event detected)
N X	FSM4 output: negative event detected on the X-axis.
IN^	(0: event not detected; 1: event detected)
P_Y	FSM4 output: positive event detected on the Y-axis.
' _ '	(0: event not detected; 1: event detected)
N_Y	FSM4 output: negative event detected on the Y-axis.
IN_I	(0: event not detected; 1: event detected)
P_Z	FSM4 output: positive event detected on the Z-axis.
\ \ _Z	(0: event not detected; 1: event detected)
N 7	FSM4 output: negative event detected on the Z-axis.
N_Z	(0: event not detected; 1: event detected)
P_V	FSM4 output: positive event detected on the vector.
' _ '	(0: event not detected; 1: event detected
N_V	FSM4 output: negative event detected on the vector.
	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 108/172



11.25 FSM_OUTS5 (50h)

FSM5 output register (r)

Table 223. FSM_OUTS5 register

РΧ	NΧ	PΥ	ΝΥ	PΖ	ΝZ	PV	ΝV
_	_	_	_	_	_	_	_

Table 224. FSM_OUTS5 register description

D V	FSM5 output: positive event detected on the X-axis.
P_X	(0: event not detected; 1: event detected)
N_X	FSM5 output: negative event detected on the X-axis.
IN_A	(0: event not detected; 1: event detected)
P_Y	FSM5 output: positive event detected on the Y-axis.
r_'	(0: event not detected; 1: event detected)
N_Y	FSM5 output: negative event detected on the Y-axis.
18_1	(0: event not detected; 1: event detected)
P_Z	FSM5 output: positive event detected on the Z-axis.
1 _2	(0: event not detected; 1: event detected)
N_Z	FSM5 output: negative event detected on the Z-axis.
IV_Z	(0: event not detected; 1: event detected)
P_V	FSM5 output: positive event detected on the vector.
' _ v	(0: event not detected; 1: event detected
N_V	FSM5 output: negative event detected on the vector.
	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 109/172



11.26 FSM_OUTS6 (51h)

FSM6 output register (r)

Table 225. FSM_OUTS6 register

РΧ	NΧ	PΥ	ΝΥ	PΖ	ΝZ	PV	ΝV
_	_	_	_	_	_	_	_

Table 226. FSM_OUTS6 register description

P_X	FSM6 output: positive event detected on the X-axis.
_^	(0: event not detected; 1: event detected)
N X	FSM6 output: negative event detected on the X-axis.
IN_X	(0: event not detected; 1: event detected)
P_Y	FSM6 output: positive event detected on the Y-axis.
- '	(0: event not detected; 1: event detected)
NI V	FSM6 output: negative event detected on the Y-axis.
N_Y	(0: event not detected; 1: event detected)
P_Z	FSM6 output: positive event detected on the Z-axis.
	(0: event not detected; 1: event detected)
N_Z	FSM6 output: negative event detected on the Z-axis.
IN_Z	(0: event not detected; 1: event detected)
P_V	FSM6 output: positive event detected on the vector.
_ v	(0: event not detected; 1: event detected
N_V	FSM6 output: negative event detected on the vector.
	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 110/172



11.27 FSM_OUTS7 (52h)

FSM7 output register (r)

Table 227. FSM_OUTS7 register

РΧ	NΧ	PΥ	ΝΥ	PΖ	ΝZ	PV	ΝV
_	_	_	_	_	_	_	_

Table 228. FSM_OUTS7 register description

P_X	FSM7 output: positive event detected on the X-axis.
_^	(0: event not detected; 1: event detected)
N X	FSM7 output: negative event detected on the X-axis.
IN_X	(0: event not detected; 1: event detected)
P_Y	FSM7 output: positive event detected on the Y-axis.
' _ '	(0: event not detected; 1: event detected)
N_Y	FSM7 output: negative event detected on the Y-axis.
IN_I	(0: event not detected; 1: event detected)
P_Z	FSM7 output: positive event detected on the Z-axis.
	(0: event not detected; 1: event detected)
N_Z	FSM7 output: negative event detected on the Z-axis.
11_2	(0: event not detected; 1: event detected)
P_V	FSM7 output: positive event detected on the vector.
' _ v	(0: event not detected; 1: event detected
N_V	FSM7 output: negative event detected on the vector.
	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 111/172



11.28 FSM_OUTS8 (53h)

FSM8 output register (r)

Table 229. FSM_OUTS8 register

РΧ	N X	PΥ	ΝΥ	PΖ	ΝZ	PV	ΝV
_	_	_	_	_	_	_	_

Table 230. FSM_OUTS8 register description

P_X	FSM8 output: positive event detected on the X-axis.
_^	(0: event not detected; 1: event detected)
N X	FSM8 output: negative event detected on the X-axis.
IN_X	(0: event not detected; 1: event detected)
P_Y	FSM8 output: positive event detected on the Y-axis.
' _ '	(0: event not detected; 1: event detected)
N_Y	FSM8 output: negative event detected on the Y-axis.
IN_I	(0: event not detected; 1: event detected)
P_Z	FSM8 output: positive event detected on the Z-axis.
\ \ _Z	(0: event not detected; 1: event detected)
N_Z	FSM8 output: negative event detected on the Z-axis.
11_2	(0: event not detected; 1: event detected)
P_V	FSM8 output: positive event detected on the vector.
	(0: event not detected; 1: event detected
N_V	FSM8 output: negative event detected on the vector.
	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 112/172



11.29 FSM_OUTS9 (54h)

FSM9 output register (r)

Table 231. FSM_OUTS9 register

РΧ	N X	PΥ	ΝΥ	PΖ	ΝZ	PV	ΝV
_	_	_	_	_	_	_	_

Table 232. FSM_OUTS9 register description

P_X	FSM9 output: positive event detected on the X-axis.
_^	(0: event not detected; 1: event detected)
N X	FSM9 output: negative event detected on the X-axis.
IN_X	(0: event not detected; 1: event detected)
P_Y	FSM9 output: positive event detected on the Y-axis.
- '	(0: event not detected; 1: event detected)
N. V	FSM9 output: negative event detected on the Y-axis.
N_Y	(0: event not detected; 1: event detected)
D 7	FSM9 output: positive event detected on the Z-axis.
P_Z	(0: event not detected; 1: event detected)
N_Z	FSM9 output: negative event detected on the Z-axis.
IN_Z	(0: event not detected; 1: event detected)
P_V	FSM9 output: positive event detected on the vector.
' _v	(0: event not detected; 1: event detected
N_V	FSM9 output: negative event detected on the vector.
	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 113/172



11.30 FSM_OUTS10 (55h)

FSM10 output register (r)

Table 233. FSM_OUTS10 register

РΧ	N X	PΥ	ΝΥ	PΖ	ΝZ	PV	ΝV
_	_	_	_	_	_	_	_

Table 234. FSM_OUTS10 register description

P_X	FSM10 output: positive event detected on the X-axis.
	(0: event not detected; 1: event detected)
N_X	FSM10 output: negative event detected on the X-axis.
IN_X	(0: event not detected; 1: event detected)
P_Y	FSM10 output: positive event detected on the Y-axis.
'-'	(0: event not detected; 1: event detected)
N_Y	FSM10 output: negative event detected on the Y-axis.
IN_ I	(0: event not detected; 1: event detected)
P_Z	FSM10 output: positive event detected on the Z-axis.
	(0: event not detected; 1: event detected)
N_Z	FSM10 output: negative event detected on the Z-axis.
11_2	(0: event not detected; 1: event detected)
P_V	FSM10 output: positive event detected on the vector.
' _ '	(0: event not detected; 1: event detected
N_V	FSM10 output: negative event detected on the vector.
	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 114/172



11.31 FSM_OUTS11 (56h)

FSM11 output register (r)

Table 235. FSM_OUTS11 register

РΧ	N X	PΥ	ΝΥ	PΖ	ΝZ	PV	ΝV
_	_	_	_	_	_	_	_

Table 236. FSM_OUTS11 register description

P_X	FSM11 output: positive event detected on the X-axis.
_^	(0: event not detected; 1: event detected)
N_X	FSM11 output: negative event detected on the X-axis.
IN_X	(0: event not detected; 1: event detected)
P_Y	FSM11 output: positive event detected on the Y-axis.
' _ '	(0: event not detected; 1: event detected)
N_Y	FSM11 output: negative event detected on the Y-axis.
IN_1	(0: event not detected; 1: event detected)
P_Z	FSM11 output: positive event detected on the Z-axis.
\	(0: event not detected; 1: event detected)
N_Z	FSM11 output: negative event detected on the Z-axis.
IV_Z	(0: event not detected; 1: event detected)
P_V	FSM11 output: positive event detected on the vector.
' _ '	(0: event not detected; 1: event detected
N_V	FSM11 output: negative event detected on the vector.
	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 115/172



11.32 FSM_OUTS12 (57h)

FSM12 output register (r)

Table 237. FSM_OUTS12 register

РΧ	N X	PΥ	ΝΥ	PΖ	ΝZ	PV	ΝV
_	_	_	_	_	_	_	_

Table 238. FSM_OUTS12 register description

P_X	FSM12 output: positive event detected on the X-axis.
_^	(0: event not detected; 1: event detected)
N_X	FSM12 output: negative event detected on the X-axis.
IN_X	(0: event not detected; 1: event detected)
P_Y	FSM12 output: positive event detected on the Y-axis.
'-'	(0: event not detected; 1: event detected)
N_Y	FSM12 output: negative event detected on the Y-axis.
IN_1	(0: event not detected; 1: event detected)
P_Z	FSM12 output: positive event detected on the Z-axis.
\	(0: event not detected; 1: event detected)
N_Z	FSM12 output: negative event detected on the Z-axis.
IV_Z	(0: event not detected; 1: event detected)
P_V	FSM12 output: positive event detected on the vector.
' _v	(0: event not detected; 1: event detected
N_V	FSM12 output: negative event detected on the vector.
14_4	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 116/172



11.33 FSM_OUTS13 (58h)

FSM13 output register (r)

Table 239. FSM_OUTS13 register

			T T T T T T T T T T T T T T T T T T T				
РΧ	NX	PΥ	NY	P 7	N 7	PV	N V
' _/`	11_/1	. – .		· _ -			

Table 240. FSM_OUTS13 register description

P_X	FSM13 output: positive event detected on the X-axis.
_	(0: event not detected; 1: event detected)
N_X	FSM13 output: negative event detected on the X-axis.
IN_X	(0: event not detected; 1: event detected)
P_Y	FSM13 output: positive event detected on the Y-axis.
'-'	(0: event not detected; 1: event detected)
N_Y	FSM13 output: negative event detected on the Y-axis.
IN_I	(0: event not detected; 1: event detected)
P_Z	FSM13 output: positive event detected on the Z-axis.
F_Z	(0: event not detected; 1: event detected)
N 7	FSM13 output: negative event detected on the Z-axis.
N_Z	(0: event not detected; 1: event detected)
P_V	FSM13 output: positive event detected on the vector.
' _v	(0: event not detected; 1: event detected
NL V/	FSM13 output: negative event detected on the vector.
N_V	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 117/172



11.34 FSM_OUTS14 (59h)

FSM14 output register (r)

Table 241. FSM_OUTS14 register

РΧ	N X	PΥ	ΝΥ	PΖ	ΝZ	PV	ΝV
_	_	_	_	_	_	_	_

Table 242. FSM_OUTS14 register description

P_X	FSM14 output: positive event detected on the X-axis.
_	(0: event not detected; 1: event detected)
N_X	FSM14 output: negative event detected on the X-axis.
IN_X	(0: event not detected; 1: event detected)
P_Y	FSM14 output: positive event detected on the Y-axis.
'-'	(0: event not detected; 1: event detected)
N_Y	FSM14 output: negative event detected on the Y-axis.
IN_I	(0: event not detected; 1: event detected)
P_Z	FSM14 output: positive event detected on the Z-axis.
\ \ __	(0: event not detected; 1: event detected)
N_Z	FSM14 output: negative event detected on the Z-axis.
IN_Z	(0: event not detected; 1: event detected)
P_V	FSM14 output: positive event detected on the vector.
' _v	(0: event not detected; 1: event detected
N. V	FSM14 output: negative event detected on the vector.
N_V	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 118/172



11.35 FSM_OUTS15 (5Ah)

FSM15 output register (r)

Table 243. FSM_OUTS15 register

РΧ	N X	PΥ	ΝΥ	PΖ	ΝZ	PV	ΝV
_	_	_	_	_	_	_	_

Table 244. FSM_OUTS15 register description

P_X	FSM15 output: positive event detected on the X-axis.
_	(0: event not detected; 1: event detected)
N_X	FSM15 output: negative event detected on the X-axis.
N_X	(0: event not detected; 1: event detected)
P_Y	FSM15 output: positive event detected on the Y-axis.
'-'	(0: event not detected; 1: event detected)
N_Y	FSM15 output: negative event detected on the Y-axis.
IN_I	(0: event not detected; 1: event detected)
P_Z	FSM15 output: positive event detected on the Z-axis.
\ \ __	(0: event not detected; 1: event detected)
N_Z	FSM15 output: negative event detected on the Z-axis.
IN_Z	(0: event not detected; 1: event detected)
P_V	FSM15 output: positive event detected on the vector.
	(0: event not detected; 1: event detected
NL V/	FSM15 output: negative event detected on the vector.
N_V	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 119/172



11.36 FSM_OUTS16 (5Bh)

FSM16 output register (r)

Table 245. FSM_OUTS16 register

РΧ	N X	PΥ	ΝΥ	PΖ	ΝZ	PV	ΝV
_	_	_	_	_	_	_	_

Table 246. FSM_OUTS16 register description

P_X	FSM16 output: positive event detected on the X-axis.
/`	(0: event not detected; 1: event detected)
N_X	FSM16 output: negative event detected on the X-axis.
IN_X	(0: event not detected; 1: event detected)
P_Y	FSM16 output: positive event detected on the Y-axis.
- I	(0: event not detected; 1: event detected)
N V	FSM16 output: negative event detected on the Y-axis.
N_Y	(0: event not detected; 1: event detected)
D 7	FSM16 output: positive event detected on the Z-axis.
P_Z	(0: event not detected; 1: event detected)
N 7	FSM16 output: negative event detected on the Z-axis.
N_Z	(0: event not detected; 1: event detected)
D V	FSM16 output: positive event detected on the vector.
P_V	(0: event not detected; 1: event detected
NL V	FSM16 output: negative event detected on the vector.
N_V	(0: event not detected; 1: event detected)

DS12140 - Rev 2 page 120/172



11.37 EMB_FUNC_ODR_CFG_B (5Fh)

Finite State Machine output data rate configuration register (r/w)

Table 247. EMB_FUNC_ODR_CFG_B register

) (1)	1(2)	0 ⁽¹⁾	FSM_ODR1	FSM_ODR0	0 ⁽¹⁾	1 ⁽²⁾	1(2)
--	--------------	------	------------------	----------	----------	------------------	------------------	------

- 1. This bit must be set to '0' for the correct operation of the device.
- 2. This bit must be set to '1' for the correct operation of the device.

Table 248. EMB_FUNC_ODR_CFG_B register description

	Finite State Machine ODR configuration:
	(00: 12.5 Hz;
FSM_ODR[1:0]	01: 26 Hz (default);
	10: 52 Hz;
	11: 104 Hz)

11.38 STEP_COUNTER_L (62h) and STEP_COUNTER_H (63h)

Step counter output register (r)

Table 249. STEP_COUNTER_L register

Table 250. STEP_COUNTER_L register description

STEP_[7:0]	Step counter output (LSbyte)
------------	------------------------------

Table 251. STEP_COUNTER_H register

STEP_15 STEP_14 STEP_13 STEP_12 STEP_11 STEP_10 STEP_9	STEP_8
--	--------

Table 252. STEP_COUNTER_H register description

STEP_[15:8] Step counter output (MSbyte)	
--	--

DS12140 - Rev 2 page 121/172



11.39 EMB_FUNC_SRC (64h)

Embedded function source register (r/w)

Table 253. EMB_FUNC_SRC register

F	PEDO_RST _STEP	0	STEP_ DETECTED	STEP_ COUNT_ DELTA_IA	STEP_ OVERFLOW	STEPCOUNT ER_BIT_SET	0	0
---	-------------------	---	-------------------	-----------------------------	-------------------	-------------------------	---	---

Table 254. EMB_FUNC_SRC register description

PEDO_RST_STEP	Reset pedometer step counter. Read/write bit. (0: disabled; 1: enabled)
STEP_DETECTED	Step detector event detection status. Read-only bit. (0: step detection event not detected; 1: step detection event detected)
STEP_COUNT_DELTA_IA	Pedometer step recognition on delta time status. Read-only bit. (0: no step recognized during delta time; 1: at least one step recognized during delta time)
STEP_OVERFLOW	Step counter overflow status. Read-only bit. (0: step counter value < 2 ¹⁶ ; 1: step counter value reached 2 ¹⁶)
STEPCOUNTER_BIT_SET	This bit is equal to 1 when the step count is increased. If a timer period is programmed in PEDO_SC_DELTAT_L (D0h) & PEDO_SC_DELTAT_H (D1h) embedded advanced features (page 1) registers, this bit is kept to 0. Read-only bit.

11.40 EMB_FUNC_INIT_A (66h)

Embedded functions initialization register (r/w)

Table 255. EMB_FUNC_INIT_A register

$0^{(1)}$ $0^{(1)}$ $0^{(1)}$ $0^{(1)}$ $0^{(1)}$ $0^{(1)}$ $0^{(1)}$		0 ⁽¹⁾	0 ⁽¹⁾	INIT		INIT	0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾
---	--	------------------	------------------	------	--	------	------------------	------------------	------------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 256. EMB_FUNC_INIT_A register description

SIG_MOT_INIT	Significant motion detection algorithm initialization request. Default value: 0
TILT_INIT	Tilt algorithm initialization request. Default value: 0
STEP DET INIT	Pedometer step counter/detector algorithm initialization request.
STEP_DET_INIT	Default value: 0

DS12140 - Rev 2 page 122/172



EMB_FUNC_INIT_B (67h)

11.41 EMB_FUNC_INIT_B (67h)

Embedded functions initialization register (r/w)

Table 257. EMB_FUNC_INIT_B register

0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	FIFO_ COMPR_INIT	0 ⁽¹⁾	0 ⁽¹⁾	FSM_INIT	
------------------	------------------	------------------	------------------	---------------------	------------------	------------------	----------	--

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 258. EMB_FUNC_INIT_B register description

FIFO_COMPR_INIT	FIFO compression feature initialization request. Default value: 0				
FSM_INIT	FSM initialization request. Default value: 0				

DS12140 - Rev 2 page 123/172



12 Embedded advanced features pages

The table given below provides a list of the registers for the embedded advanced features page 0. These registers are accessible when PAGE_SEL[3:0] are set to 0000 in PAGE_SEL (02h).

Table 259. Register address map - embedded advanced features page 0

Name	Tuna	Reg	ister address	Default	Comment	
Name	Type	Hex	Binary	Default	Comment	
MAG_SENSITIVITY_L	r/w	BA	10111010	00100100		
MAG_SENSITIVITY_H	r/w	BB	10111011	00010110		
MAG_OFFX_L	r/w	C0	11000000	00000000		
MAG_OFFX_H	r/w	C1	11000001	00000000		
MAG_OFFY_L	r/w	C2	11000010	00000000		
MAG_OFFY_H	r/w	C3	11000011	00000000		
MAG_OFFZ_L	r/w	C4	11000100	00000000		
MAG_OFFZ_H	r/w	C5	11000101	00000000		
MAG_SI_XX_L	r/w	C6	11000110	00000000		
MAG_SI_XX_H	r/w	C7	11000111	00111100		
MAG_SI_XY_L	r/w	C8	11001000	00000000		
MAG_SI_XY_H	r/w	C9	11001001	00000000		
MAG_SI_XZ_L	r/w	CA	11001010	00000000		
MAG_SI_XZ_H	r/w	СВ	11001011	00000000		
MAG_SI_YY_L	r/w	CC	11001100	00000000		
MAG_SI_YY_H	r/w	CD	11001101	00111100		
MAG_SI_YZ_L	r/w	CE	11001110	00000000		
MAG_SI_YZ_H	r/w	CF	11001111	00000000		
MAG_SI_ZZ_L	r/w	D0	11010000	00000000		
MAG_SI_ZZ_H	r/w	D1	11010001	00111100		
MAG_CFG_A	r/w	D4	11010100	00000101		
MAG_CFG_B	r/w	D5	11010101	0000010		

The table given below provides a list of the registers for the embedded advanced features page 1. These registers are accessible when PAGE_SEL[3:0] are set to 0001 in PAGE_SEL (02h).

Table 260. Register address map - embedded advanced features page 1

Name	Type	Reg	ister address	Default	Comment
Name	Type	Hex	Binary	Delauit	Comment
FSM_LC_TIMEOUT_L	r/w	7A	01111010	00000000	
FSM_LC_TIMEOUT_H	r/w	7B	01111011	00000000	
FSM_PROGRAMS	r/w	7C	01111100	00000000	

DS12140 - Rev 2 page 124/172



Name	Type	Reg	ister address	Default	Comment	
Name	Туре	Hex	Binary	Delauit		
FSM_START_ADD_L	r/w	7E	01111110	00000000		
FSM_START_ADD_H	r/w	7F	01111111	00000000		
PEDO_CMD_REG	r/w	83	10000011	00000000		
PEDO_DEB_STEPS_CONF	r/w	84	10000100	00001010		
PEDO_SC_DELTAT_L	r/w	D0	11010000	00000000		
PEDO_SC_DELTAT_H	r/w	D1	11010001	00000000		

Registers marked as Reserved must not be changed. Writing to those registers may cause permanent damage to the device.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

Write procedure example:

Example: write value 06h register at address 84h (PEDO DEB STEPS CONF) in Page 1

1.	Write bit FUNC_CFG_EN = 1 in FUNC_CFG_ACCESS (01h)	// Enable access to embedded functions registers
2.	Write bit PAGE_WRITE = 1 in PAGE_RW (17h) register	// Select write operation mode
3.	Write 0001 in PAGE_SEL[3:0] field of register PAGE_SEL (02h)	// Select page 1
4.	Write 84h in PAGE_ADDR register (08h)	// Set address
5.	Write 06h in PAGE_DATA register (09h)	// Set value to be written
6.	Write bit PAGE_WRITE = 0 in PAGE_RW (17h) register	// Write operation disabled
7.	Write bit FUNC_CFG_EN = 0 in FUNC_CFG_ACCESS (01h)	// Disable access to embedded functions registers

Read procedure example:

Example: read value of register at address 84h (PEDO_DEB_STEPS_CONF) in Page 1

1.	Write bit FUNC_CFG_EN = 1 in FUNC_CFG_ACCESS (01h)	// Enable access to embedded functions registers
2.	Write bit PAGE_READ = 1 in PAGE_RW (17h) register	// Select read operation mode
3.	Write 0001 in PAGE_SEL[3:0] field of register PAGE_SEL (02h)	// Select page 1
4.	Write 84h in PAGE_ADDR register (08h)	// Set address
5.	Read value of PAGE_DATA register (09h)	// Get register value
6.	Write bit PAGE_READ = 0 in PAGE_RW (17h) register	// Read operation disabled
7.	Write bit FUNC_CFG_EN = 0 in FUNC_CFG_ACCESS (01h)	// Disable access to embedded functions registers

Note:

Steps 1 and 2 of both procedures are intended to be performed at the beginning of the procedure. Steps 6 and 7 of both procedures are intended to be performed at the end of the procedure. If the procedure involves multiple operations, only steps 3, 4 and 5 must be repeated for each operation. If, in particular, the multiple operations involve consecutive registers, only step 5 can be performed.

DS12140 - Rev 2 page 125/172



13 Embedded advanced features register description

13.1 Page 0 - Embedded advanced features registers

13.1.1 MAG_SENSITIVITY_L (BAh) and MAG_SENSITIVITY_H (BBh)

External magnetometer sensitivity value register (r/w) for the Finite State Machine

This register corresponds to the LSB-to-gauss conversion value of the external magnetometer sensor. The register value is expressed as half-precision floating-point format: SEEEEEFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Default value of MAG_SENS[15:0] is 0x1624, corresponding to 0.0015 gauss/LSB.

Table 261. MAG_SENSITIVITY_L register

| MAG_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| SENS_7 | SENS_6 | SENS_5 | SENS_4 | SENS_3 | SENS_2 | SENS_1 | SENS_0 |

Table 262. MAG_SENSITIVITY_L register description

MAG_SENS_[7:0]	External magnetometer sensitivity (LSbyte). Default value: 00100100
	, , , ,

Table 263. MAG_SENSITIVITY_H register

MAG_	MAG_	MAG_	MAG_	MAG_	MAG_	MAG_	MAG_	
SENS_15	SENS_14	SENS_13	SENS_12	SENS_11	SENS_10	SENS_9	SENS_8	

Table 264. MAG_SENSITIVITY_H register description

MAG_SE	NS_[15:8]	External magnetometer sensitivity (MSbyte). Default value: 00010110
--------	-----------	---

DS12140 - Rev 2 page 126/172



13.1.2 MAG_OFFX_L (C0h) and MAG_OFFX_H (C1h)

Offset for X-axis hard-iron compensation register (r/w)

The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Table 265. MAG_OFFX_L register

MAG OFFX 7	MAG OFFX 6	MAG OFFX 5	MAG OFFX 4	MAG OFFX 3	MAG OFFX 2	MAG OFFX 1	MAG OFFX 0
1 - 1 -	1						

Table 266. MAG_OFFX_L register description

MAG OFFX [7:0]	Offset for X-axis hard-iron compensation (LSbyte). Default value: 00000000
(0_0) (_[0]	onest is it and have sometimed (200) to have raided to see

Table 267. MAG_OFFX_H register

MAG OFFX 15	MAG OFFY 14	MAG OFFY 13	MAG OFFY 12	MAG OFFY 11	MAG OFFY 10	MAG OFFY O	MAG OFFY 8	
WAG_OFFA_13	WAG_OLLX_14	WAG_OLLX_13	WAG_OTTA_12	WAG_OTTA_TT	MAG_OLLX_10	WAG_OLLX_9	WAG_OFFA_6	

Table 268. MAG_OFFX_H register description

	MAG_OFFX_[15:8]	Offset for X-axis hard-iron compensation (MSbyte). Default value: 00000000	
--	-----------------	--	--

13.1.3 MAG_OFFY_L (C2h) and MAG_OFFY_H (C3h)

Offset for Y-axis hard-iron compensation register (r/w)

The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Table 269. MAG_OFFY_L register

	MAG_OFFY_7	MAG_OFFY_6	MAG_OFFY_5	MAG_OFFY_4	MAG_OFFY_3	MAG_OFFY_2	MAG_OFFY_1	MAG_OFFY_0	
--	------------	------------	------------	------------	------------	------------	------------	------------	--

Table 270. MAG_OFFY_L register description

MAG_OFFY_[7:0] Offset for Y-axis hard-iron compensation (LSbyte). Default value: 00000000	
---	--

Table 271. MAG_OFFY_H register

	MAG_OFFY_15	MAG_OFFY_14	MAG_OFFY_13	MAG_OFFY_12	MAG_OFFY_11	MAG_OFFY_10	MAG_OFFY_9	MAG_OFFY_8	
--	-------------	-------------	-------------	-------------	-------------	-------------	------------	------------	--

Table 272. MAG_OFFY_H register description

MAG_OFFY_[15:8]	Offset for Y-axis hard-iron compensation (MSbyte). Default value: 00000000	
-----------------	--	--

DS12140 - Rev 2 page 127/172



13.1.4 MAG_OFFZ_L (C4h) and MAG_OFFZ_H (C5h)

Offset for Z-axis hard-iron compensation register (r/w)

The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Table 273. MAG_OFFZ_L register

MAG_OFFZ_7 MAG_OFFZ_6 MAG_OFFZ_5 MAG_OFFZ_4 MAG_OFFZ_3 MAG_OFFZ_2 MAG_OI
--

Table 274. MAG_OFFZ_L register description

MAG_OFFZ_[7:0] Offset for Z-axis hard-iron compensation (LSbyte). Default value: 00000000

Table 275. MAG_OFFZ_H register

<u> </u>			<u> </u>				
MAG OFFZ 15	MAG OFFZ 14	MAG OFFZ 13	MAG OFFZ 12	MAG OFFZ 11	MAG OFFZ 10	MAG OFFZ 9	MAG OFFZ 8

Table 276. MAG_OFFZ_H register description

Offset for Z-axis hard-iron compensation (MSbyte). Default value: 00000000	te). Default value: 00000000
--	------------------------------

13.1.5 MAG_SI_XX_L (C6h) and MAG_SI_XX_H (C7h)

Soft-iron (3x3 symmetric) matrix correction register (r/w)

The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Table 277. MAG_SI_XX_L register

MAG_SI_XX_7	MAG_SI_XX_6	MAG_SI_XX_5	MAG_SI_XX_4	MAG_SI_XX_3	MAG_SI_XX_2	MAG_SI_XX_1	MAG_SI_XX_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

Table 278. MAG_SI_XX_L register description

MAG_SI_XX_[7:0]	Soft-iron correction row1 col1 coefficient (LSbyte). Default value: 00000000	
-----------------	--	--

Table 279. MAG_SI_XX_H register

	MAG_SI_XX_15	MAG_SI_XX_14	MAG_SI_XX_13	MAG_SI_XX_12	MAG_SI_XX_11	MAG_SI_XX_10	MAG_SI_XX_9	MAG_SI_XX_8	
--	--------------	--------------	--------------	--------------	--------------	--------------	-------------	-------------	--

Table 280. MAG_SI_XX_H register description

MAG_SI_XX_[15:8]	Soft-iron correction row1 col1 coefficient (MSbyte). Default value: 00111100
------------------	--

DS12140 - Rev 2 page 128/172



13.1.6 MAG_SI_XY_L (C8h) and MAG_SI_XY_H (C9h)

Soft-iron (3x3 symmetric) matrix correction register (r/w)

The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Table 281. MAG_SI_XY_L register

Table 282. MAG_SI_XY_L register description

MAG_SI_XY_[7:0] Soft-iron correction row1 col2 (and row2 col1) coefficient (LSbyte). Default value: 00000000

Table 283. MAG_SI_XY_H register

MAG SI XY 15	MAG SI XY 14	MAG SI XY 13	MAG SI XY 12	MAG SI XY 11	MAG SI XY 10	MAG SI XY 9	MAG SI XY 8
							1-1-1

Table 284. MAG_SI_XY_H register description

MAG_SI_XY_[15:8] Soft-iron correction row1 col2 (and row2 col1) coefficient (MSbyte). Default value: 00000000

13.1.7 MAG_SI_XZ_L (CAh) and MAG_SI_XZ_H (CBh)

Soft-iron (3x3 symmetric) matrix correction register (r/w)

The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Table 285. MAG_SI_XZ_L register

MAG_SI_XZ_7 N	MAG_SI_XZ_6	MAG_SI_XZ_5	MAG_SI_XZ_4	MAG_SI_XZ_3	MAG_SI_XZ_2	MAG_SI_XZ_1	MAG_SI_XZ_0
---------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

Table 286. MAG_SI_XZ_L register description

MAG_SI_XZ_[7:0] Soft-iron correction row1 col3 (and row3 col1) coefficient (LSbyte). Default value: 00000000

Table 287. MAG_SI_XZ_H register

1	MAG_SI_XZ_15	MAG_SI_XZ_14	MAG_SI_XZ_13	MAG_SI_XZ_12	MAG_SI_XZ_11	MAG_SI_XZ_10	MAG_SI_XZ_9	MAG_SI_XZ_8	
---	--------------	--------------	--------------	--------------	--------------	--------------	-------------	-------------	--

Table 288. MAG_SI_XZ_H register description

MAG_SI_XZ_[15:8] Soft-iron correction row1 col3 (and row3 col1) coefficient (MSbyte). Default value: 00000000

DS12140 - Rev 2 page 129/172



13.1.8 MAG_SI_YY_L (CCh) and MAG_SI_YY_H (CDh)

Soft-iron (3x3 symmetric) matrix correction register (r/w)

The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Table 289. MAG_SI_YY_L register

Table 290. MAG_SI_YY_L register description

MAG_SI_YY_[7:0] Soft-iron correction row2 col2 coefficient (LSbyte). Default value: 00000000	
--	--

Table 291. MAG_SI_YY_H register

MAG SI YY 15	MAG SI YY 14	MAG SI YY 13	MAG SI YY 12	MAG SI YY 11	MAG SI YY 10	MAG SI YY 9	MAG SI YY 8

Table 292. MAG_SI_YY_H register description

	MAG_SI_YY_[15:8]	Soft-iron correction row2 col2 coefficient (MSbyte). Default value: 00111100
--	------------------	--

13.1.9 MAG_SI_YZ_L (CEh) and MAG_SI_YZ_H (CFh)

Soft-iron (3x3 symmetric) matrix correction register (r/w)

The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Table 293. MAG_SI_YZ_L register

MAG_SI_YZ_7	MAG_SI_YZ_6	MAG_SI_YZ_5	MAG_SI_YZ_4	MAG_SI_YZ_3	MAG_SI_YZ_2	MAG_SI_YZ_1	MAG_SI_YZ_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

Table 294. MAG_SI_YZ_L register description

	MAG_SI_YZ_[7:0]	Soft-iron correction row2 col3 (and row3 col2) coefficient (LSbyte).	
		Default value: 00000000	

Table 295. MAG_SI_YZ_H register

MAG SI V7 15	MAG SI V7 14	MAG SI YZ 13	MAG SI V7 12	MAG SI V7 11	MAG SL V7 10	MAG SL V7 0	MAG SI V7 8
IVIAG_SI_1Z_13	WAG_51_12_14	WAG_SI_IZ_IS	IVIAG_GI_TZ_TZ	IVIAG_SI_TZ_TT	WAG_31_12_10	WAG_SI_IZ_9	IVIAG_SI_1Z_0

Table 296. MAG_SI_YZ_H register description

MAG_SI_YZ_[15:8] Soft-iron correction row2 col3 (and row3 col2) coefficient Default value: 00000000	Soft-iron correction row2 col3 (and row3 col2) coefficient (MSbyte).
	Default value: 00000000

DS12140 - Rev 2 page 130/172



13.1.10 MAG_SI_ZZ_L (D0h) and MAG_SI_ZZ_H (D1h)

Soft-iron (3x3 symmetric) matrix correction register (r/w)

The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Table 297. MAG_SI_ZZ_L register

MAG_SI_ZZ_7 MAG_SI_ZZ_6 MAG_SI_ZZ_5 MAG_SI_ZZ_4 MAG_SI_ZZ_3 MAG_SI_ZZ_2 MAG_SI_ZZ_1 MAG_SI_ZZ_0

Table 298. MAG_SI_ZZ_L register description

MAG_SI_ZZ_[7:0] Soft-iron correction row3 col3 coefficient (LSbyte). Default value: 00000000	
--	--

Table 299. MAG_SI_ZZ_H register

MAC SI 77 15	MAC SI 77 14	MAC SI 77 12	MAC SI 77 12	MAC SI 77 11	MAG SI ZZ 10	MAC SI 77 0	MAG SI ZZ 8	
WAG_31_22_13	WAG_51_22_14	WAG_SI_ZZ_13	WAG_SI_ZZ_1Z	WAG_SI_ZZ_TT	WAG_SI_ZZ_10	WAG_SI_ZZ_9	WAG_51_22_0	

Table 300. MAG_SI_ZZ_H register description

MAG_SI_ZZ_[15:8] Soft-iron correction row3 col3 coefficient (MSbyte). Default value: 00111100	'
---	---

DS12140 - Rev 2 page 131/172



13.1.11 MAG_CFG_A (D4h)

External magnetometer coordinates (Y and Z axes) rotation register (r/w)

Table 301. MAG_CFG_A register

O ⁽¹⁾	MAG_Y_	MAG_Y_	MAG_Y_	0(1)	MAG_Z_	MAG_Z_	MAG_Z_	
0(1)	AXIS2	AXIS1	AXIS0	0(1)	AXIS2	AXIS1	AXIS0	

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 302. MAG_CFG_A description

	Magnetometer Y-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation)
	(000: Y = Y; (default)
	001: Y = -Y;
MAC V AVISION	010: Y = X;
MAG_Y_AXIS[2:0]	011: Y = -X;
	100: Y = -Z;
	101: Y = Z;
	Others: Y = Y)
	Magnetometer Z-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation)
	(000: Z = Y;
	001: Z = -Y;
MAC 7 AVISIS:01	010: Z = X;
MAG_Z_AXIS[2:0]	011: Z = -X;
	100: Z = -Z;
	101: Z = Z; (default)
	Others: Z = Y)

13.1.12 MAG_CFG_B (D5h)

External magnetometer coordinates (X-axis) rotation register (r/w).

Table 303. MAG_CFG_B register

0 ⁽¹⁾	MAG_X_ AXIS2	MAG_X_ AXIS1	MAG_X_ AXIS0				
------------------	------------------	------------------	------------------	------------------	-----------------	-----------------	-----------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 304. MAG_CFG_B description

	Magnetometer X-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation)
	(000: X = Y;
MAG V AVIOROGI	001: X = -Y;
	010: X = X; (default)
MAG_X_AXIS[2:0]	011: X = -X;
	100: X = -Z;
	101: X = Z;
	Others: X = Y)

DS12140 - Rev 2 page 132/172



13.2 Page 1 - Embedded advanced features registers

13.2.1 FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh)

FSM long counter timeout register (r/w)

The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reaches this value, the FSM generates an interrupt.

Table 305. FSM_LC_TIMEOUT_L register

FSM_LC_ TIMEOUT7	FSM_LC_ TIMEOUT6	FSM_LC_ TIMEOUT5	FSM_LC_ TIMEOUT4	FSM_LC_ TIMEOUT3	FSM_LC_ TIMEOUT2	FSM_LC_ TIMEOUT1	FSM_LC_ TIMEOUT0	
THIVILOUTY	THINLOUTO	TIMECOTO	TIIVILOOTT	THINLOUTS	TIMEOUTZ	TIIVILOOTT	THVILOUTO	

Table 306. FSM_LC_TIMEOUT_L register description

FSM_LC_TIMEOUT[7:0] FSM long counter timeout value (LSbyte). Default value: 00000000	
--	--

Table 307. FSM_LC_TIMEOUT_H register

FSM_LC_	FSM_LC_	FSM_LC_	FSM_LC_	FSM_LC_	FSM_LC_	FSM_LC_	FSM_LC_
TIMEOUT15	TIMEOUT14	TIMEOUT13	TIMEOUT12	TIMEOUT11	TIMEOUT10	TIMEOUT9	TIMEOUT8

Table 308. FSM_LC_TIMEOUT_H register description

FSM_LC_TIMEOUT[15:8]	FSM long counter timeout value (MSbyte). Default value: 00000000
----------------------	--

13.2.2 FSM_PROGRAMS (7Ch)

FSM number of programs register (r/w)

Table 309. FSM_PROGRAMS register

		FSM_N_ PROG7	FSM_N_ PROG6	FSM_N_ PROG5	FSM_N_ PROG4	FSM_N_ PROG3	FSM_N_ PROG2	FSM_N_ PROG1	FSM_N_ PROG0
--	--	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------

Table 310. FSM_PROGRAMS register description

FSM N PROGI7:01	Number of FSM programs; must be less than or equal to 16.
	Default value: 00000000

DS12140 - Rev 2 page 133/172



13.2.3 FSM_START_ADD_L (7Eh) and FSM_START_ADD_H (7Fh)

FSM start address register (r/w). First available address is 0x033C.

Table 311. FSM_START_ADD_L register

| FSM_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| START7 | START6 | START5 | START4 | START3 | START2 | START1 | START0 |

Table 312. FSM_START_ADD_L register description

FSM_START[7:0]	FSM start address value (LSbyte). Default value: 00000000
----------------	---

Table 313. FSM_START_ADD_H register

		FSM_ START15	FSM_ START14	FSM_ START13	FSM_ START12	FSM_ START11	FSM_ START10	FSM_ START9	FSM_ START8
--	--	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	----------------	----------------

Table 314. FSM_START_ADD_H register description

FSM_START[15:8]	FSM start address value (MSbyte). Default value: 00000000
	. Sin start address value (inself to). Delatit value: essection

13.2.4 PEDO_CMD_REG (83h)

Pedometer configuration register (r/w)

Table 315. PEDO_CMD_REG register

0(1)	O ⁽¹⁾	0(1)	0 ⁽¹⁾	CARRY_ COUNT_EN	FP_ REJECTION_ EN	0 ⁽¹⁾	AD_ DET_EN
------	-------------------------	------	------------------	--------------------	-------------------------	------------------	---------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 316. PEDO_CMD_REG register description

CARRY_COUNT_EN	Set when user wants to generate interrupt only on count overflow event.
FP_REJECTION_EN ⁽¹⁾	Enables the false-positive rejection feature.
AD_DET_EN ⁽²⁾	Enables the advanced detection feature.

^{1.} This bit is effective if the PEDO_ADV_EN bit of EMB_FUNC_EN_B (05h) is set to 1.

DS12140 - Rev 2 page 134/172

This bit is effective if both the FP_REJECTION_EN bit in PEDO_CMD_REG (83h) register and the PEDO_ADV_EN bit of EMB_FUNC_EN_B (05h) are set to 1.



13.2.5 PEDO_DEB_STEPS_CONF (84h)

Pedometer debounce configuration register (r/w)

Table 317. PEDO_DEB_STEPS_CONF register

DEB_	DEB_ STEP6	DEB_ STEP5	DEB_ STEP4	DEB_	DEB_	DEB_ STEP1	DEB_ STEP0
SIEPI	SIEPO	SIEPS	STEP4	SIEPS	SIEPZ	SIEPI	STEPU

Table 318. PEDO_DEB_STEPS_CONF register description

DEB STEDIT:01	Debounce threshold. Minimum number of steps to increment the step counter (debounce).
DEB_STEP[7:0]	Default value: 00001010

13.2.6 PEDO_SC_DELTAT_L (D0h) & PEDO_SC_DELTAT_H (D1h)

Time period register for step detection on delta time (r/w)

Table 319. PEDO_SC_DELTAT_L register

PD_SC_7	PD_SC_6	PD_SC_5	PD_SC_4	PD_SC_3	PD_SC_2	PD_SC_1	PD_SC_0

Table 320. PEDO_SC_DELTAT_H register

PD_SC_15	PD_SC_14	PD_SC_13	PD_SC_12	PD_SC_11	PD_SC_10	PD_SC_9	PD_SC_8
----------	----------	----------	----------	----------	----------	---------	---------

Table 321. PEDO_SC_DELTAT_H/L register description

PD_SC_[15:0] Time period value (1LSB = 6.4 ms)
--

DS12140 - Rev 2 page 135/172



14 Sensor hub register mapping

The table given below provides a list of the registers for the sensor hub functions available in the device and the corresponding addresses. The sensor hub registers are accessible when bit SHUB_REG_ACCESS is set to '1' in FUNC_CFG_ACCESS (01h).

Table 322. Register address map - sensor hub registers

Nome	Ŧ	Re	gister address	Defects.	Commont		
Name	Туре	Hex Binary		- Default	Comment		
SENSOR_HUB_1	r	02	0000010	output			
SENSOR_HUB_2	r	03	00000011	output			
SENSOR_HUB_3	r	04	00000100	output			
SENSOR_HUB_4	r	05	00000101	output			
SENSOR_HUB_5	r	06	00000110	output			
SENSOR_HUB_6	r	07	00000111	output			
SENSOR_HUB_7	r	08	00001000	output			
SENSOR_HUB_8	r	09	00001001	output			
SENSOR_HUB_9	r	0A	00001010	output			
SENSOR_HUB_10	r	0B	00001011	output			
SENSOR_HUB_11	r	0C	00001100	output			
SENSOR_HUB_12	r	0D	00001101	output			
SENSOR_HUB_13	r	0E	00001110	output			
SENSOR_HUB_14	r	0F	00001111	output			
SENSOR_HUB_15	r	10	00010000	output			
SENSOR_HUB_16	r	11	00010001	output			
SENSOR_HUB_17	r	12	00010010	output			
SENSOR_HUB_18	r	13	00010011	output			
MASTER_CONFIG	rw	14	00010100	00000000			
SLV0_ADD	rw	15	00010101	00000000			
SLV0_SUBADD	rw	16	00010110	00000000			
SLV0_CONFIG	rw	17	0001 0111	00000000			
SLV1_ADD	rw	18	00011000	00000000			
SLV1_SUBADD	rw	19	00011001	00000000			
SLV1_CONFIG	rw	1A	00011010	00000000			
SLV2_ADD	rw	1B	00011011	00000000			
SLV2_SUBADD	rw	1C	00011100	00000000			
SLV2_CONFIG	rw	1D	00011101	00000000			
SLV3_ADD	rw	1E	00011110	00000000			
SLV3_SUBADD	rw	1F	00011111	00000000			
SLV3_CONFIG	rw	20	00100000	00000000			
DATAWRITE_SLV0	rw	21	00100001	00000000			
STATUS_MASTER	r	22	00100010	output			

DS12140 - Rev 2 page 136/172



Registers marked as Reserved must not be changed. Writing to those registers may cause permanent damage to the device.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

DS12140 - Rev 2 page 137/172



15 Sensor hub register description

15.1 SENSOR_HUB_1 (02h)

Sensor hub output register (r)

First byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 323. SENSOR_HUB_1 register

| Sensor |
|--------|--------|--------|--------|--------|--------|--------|--------|
| Hub1_7 | Hub1_6 | Hub1_5 | Hub1_4 | Hub1_3 | Hub1_2 | Hub1_1 | Hub1_0 |

Table 324. SENSOR_HUB_1 register description

SensorHub1[7:0]	First byte associated to external sensors
-----------------	---

15.2 SENSOR_HUB_2 (03h)

Sensor hub output register (r)

Second byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 325. SENSOR_HUB_2 register

Sensor								
Hub2_7	Hub2_6	Hub2_5	Hub2_4	Hub2_3	Hub2_2	Hub2_1	Hub2_0	

Table 326. SENSOR_HUB_2 register description

SensorHub2[7:0]	Second byte associated to external sensors
Senson lubz[1.0]	Second byte associated to external sensors

15.3 SENSOR_HUB_3 (04h)

Sensor hub output register (r)

Third byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 327. SENSOR_HUB_3 register

| Sensor |
|--------|--------|--------|--------|--------|--------|--------|--------|
| Hub3_7 | Hub3_6 | Hub3_5 | Hub3_4 | Hub3_3 | Hub3_2 | Hub3_1 | Hub3_0 |

Table 328. SENSOR_HUB_3 register description

SensorHub3[7:0]	Third byte associated to external sensors
SensorHub3[7:0]	Third byte associated to external sensors

DS12140 - Rev 2 page 138/172



15.4 SENSOR_HUB_4 (05h)

Sensor hub output register (r)

Fourth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 329. SENSOR_HUB_4 register

| Sensor |
|--------|--------|--------|--------|--------|--------|--------|--------|
| Hub4_7 | Hub4_6 | Hub4_5 | Hub4_4 | Hub4_3 | Hub4_2 | Hub4_1 | Hub4_0 |

Table 330. SENSOR_HUB_4 register description

SensorHub4[7:0]	Fourth byte associated to external sensors	
-----------------	--	--

15.5 SENSOR_HUB_5 (06h)

Sensor hub output register (r)

Fifth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 331. SENSOR HUB 5 register

Sensor								
Hub5_7	Hub5_6	Hub5_5	Hub5_4	Hub5_3	Hub5_2	Hub5_1	Hub5_0	

Table 332. SENSOR_HUB_5 register description

SensorHub5[7:0]	Fifth byte associated to external sensors	
-----------------	---	--

15.6 SENSOR_HUB_6 (07h)

Sensor hub output register (r)

Sixth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 333. SENSOR_HUB_6 register

| Sensor |
|--------|--------|--------|--------|--------|--------|--------|--------|
| Hub6_7 | Hub6_6 | Hub6_5 | Hub6_4 | Hub6_3 | Hub6_2 | Hub6_1 | Hub6_0 |

Table 334. SENSOR_HUB_6 register description

SensorHub6[7:0] Sixth byte associated to external sensors

DS12140 - Rev 2 page 139/172



15.7 SENSOR_HUB_7 (08h)

Sensor hub output register (r)

Seventh byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 335. SENSOR_HUB_7 register

| Sensor |
|--------|--------|--------|--------|--------|--------|--------|--------|
| Hub7_7 | Hub7_6 | Hub7_5 | Hub7_4 | Hub7_3 | Hub7_2 | Hub7_1 | Hub7_0 |

Table 336. SENSOR_HUB_7 register description

SensorHub7[7:0] Seventh byte associated to external sensors	SensorHub7[7:0]	Seventh byte associated to external sensors
---	-----------------	---

15.8 SENSOR_HUB_8 (09h)

Sensor hub output register (r)

Eighth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 337. SENSOR HUB 8 register

Sensor								
Hub8_7	Hub8_6	Hub8_5	Hub8_4	Hub8_3	Hub8_2	Hub8_1	Hub8_0	

Table 338. SENSOR_HUB_8 register description

SensorHub8[7:0]	Eighth byte associated to external sensors
-----------------	--

15.9 SENSOR_HUB_9 (0Ah)

Sensor hub output register (r)

Ninth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 339. SENSOR_HUB_9 register

| Sensor |
|--------|--------|--------|--------|--------|--------|--------|--------|
| Hub9_7 | Hub9_6 | Hub9_5 | Hub9_4 | Hub9_3 | Hub9_2 | Hub9_1 | Hub9_0 |

Table 340. SENSOR_HUB_9 register description

	SensorHub9[7:0]	Ninth byte associated to external sensors	
--	-----------------	---	--

DS12140 - Rev 2 page 140/172



15.10 SENSOR_HUB_10 (0Bh)

Sensor hub output register (r)

Tenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 341. SENSOR_HUB_10 register

| Sensor |
|---------|---------|---------|---------|---------|---------|---------|---------|
| Hub10_7 | Hub10_6 | Hub10_5 | Hub10_4 | Hub10_3 | Hub10_2 | Hub10_1 | Hub10_0 |

Table 342. SENSOR_HUB_10 register description

SensorHub10[7:0]	Tenth byte associated to external sensors
------------------	---

15.11 SENSOR_HUB_11 (0Ch)

Sensor hub output register (r)

Eleventh byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 343. SENSOR HUB 11 register

Sensor								
Hub11_7	Hub11_6	Hub11_5	Hub11_4	Hub11_3	Hub11_2	Hub11_1	Hub11_0	

Table 344. SENSOR_HUB_11 register description

SensorHub11[7:0] Eleventh byte associated to external sensors	
---	--

15.12 SENSOR_HUB_12 (0Dh)

Sensor hub output register (r)

Twelfth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 345. SENSOR_HUB_12 register

Sensor Hub12 7	Sensor Hub12 6	Sensor Hub12 5	Sensor Hub12 4	Sensor Hub12 3	Sensor Hub12 2	Sensor Hub12 1	Sensor Hub12 0	
110012_1	110012_0	110012_5	110012_4	110012_3	110012_2	110012_1	110012_0	

Table 346. SENSOR_HUB_12 register description

byte associated to external sensors	SensorHub12[7:0]
-------------------------------------	------------------

DS12140 - Rev 2 page 141/172



15.13 SENSOR_HUB_13 (0Eh)

Sensor hub output register (r)

Thirteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 347. SENSOR_HUB_13 register

| Sensor |
|---------|---------|---------|---------|---------|---------|---------|---------|
| Hub13_7 | Hub13_6 | Hub13_5 | Hub13_4 | Hub13_3 | Hub13_2 | Hub13_1 | Hub13_0 |

Table 348. SENSOR_HUB_13 register description

SensorHub13[7:0]	Thirteenth byte associated to external sensors	
------------------	--	--

15.14 SENSOR_HUB_14 (0Fh)

Sensor hub output register (r)

Fourteenth byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 349. SENSOR HUB 14 register

Sensor								
Hub14_7	Hub14_6	Hub14_5	Hub14_4	Hub14_3	Hub14_2	Hub14_1	Hub14_0	

Table 350. SENSOR_HUB_14 register description

SensorHub14[7:0]	Fourteenth byte associated to external sensors
------------------	--

15.15 SENSOR_HUB_15 (10h)

Sensor hub output register (r)

Fifteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 351. SENSOR_HUB_15 register

Sensor Hub15 7	Sensor Hub15 6	Sensor Hub15 5	Sensor Hub15 4	Sensor Hub15 3	Sensor	Sensor Hub15 1	Sensor Hub15 0	
Hub 15_1	Hub 15_0	Hub15_5	Hub 15_4	Hub 15_3	Hub15_2	Hub15_1	Hub 15_0	

Table 352. SENSOR_HUB_15 register description

ensorHub15[7:0]

DS12140 - Rev 2 page 142/172



15.16 SENSOR_HUB_16 (11h)

Sensor hub output register (r)

Sixteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 353. SENSOR_HUB_16 register

| Sensor |
|---------|---------|---------|---------|---------|---------|---------|---------|
| Hub16_7 | Hub16_6 | Hub16_5 | Hub16_4 | Hub16_3 | Hub16_2 | Hub16_1 | Hub16_0 |

Table 354. SENSOR_HUB_16 register description

|--|--|--|--|

15.17 SENSOR_HUB_17 (12h)

Sensor hub output register (r)

Seventeenth byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 355. SENSOR HUB 17 register

| Sensor |
|---------|---------|---------|---------|---------|---------|---------|---------|
| Hub17_7 | Hub17_6 | Hub17_5 | Hub17_4 | Hub17_3 | Hub17_2 | Hub17_1 | Hub1/_/ |

Table 356. SENSOR_HUB_17 register description

SensorHub17[7:0]	Seventeenth byte associated to external sensors
------------------	---

15.18 SENSOR_HUB_18 (13h)

Sensor hub output register (r)

Eighteenth byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 357. SENSOR_HUB_17 register

Sensor	1							
Hub18_7	Hub18_6	Hub18_5	Hub18_4	Hub18_3	Hub18_2	Hub18_1	Hub18_0	

Table 358. SENSOR_HUB_17 register description

orHub18[7:0] Eighteenth byte associated to external sensors	
---	--

DS12140 - Rev 2 page 143/172



15.19 MASTER_CONFIG (14h)

Master configuration register (r/w)

Table 359. MASTER_CONFIG register

RS	T_MASTER _REGS	WRITE_ ONCE	START_ CONFIG	PASS_ THROUGH _MODE	SHUB_ PU_EN	MASTER_ON	AUX_ SENS_ON1	AUX_ SENS_ON0	
----	-------------------	----------------	------------------	---------------------------	----------------	-----------	------------------	------------------	--

Table 360. MASTER_CONFIG register description

RST_MASTER_REGS	Reset Master logic and output registers. Must be set to '1' and then set it to '0'. Default value: 0
	Slave 0 write operation is performed only at the first sensor hub cycle. Default value: 0
WRITE_ONCE	(0: write operation for each sensor hub cycle;
	1: write operation only for the first sensor hub cycle)
	Sensor hub trigger signal selection. Default value: 0
START_CONFIG	(0: sensor hub trigger signal is the accelerometer/gyro data-ready;
	1: sensor hub trigger signal external from INT2 pin)
	I ² C interface pass-through. Default value: 0
PASS_THROUGH_MODE	(0: pass-through disabled;
	1: pass-through enabled, main I ² C line is short-circuited with the auxiliary line)
	Master I ² C pull-up enable. Default value: 0
SHUB_PU_EN	(0: internal pull-up on auxiliary I ² C line disabled;
	1: internal pull-up on auxiliary I ² C line enabled)
MASTER ON	Sensor hub I ² C master enable. Default: 0
WASTER_ON	(0: master I ² C of sensor hub disabled; 1: master I ² C of sensor hub enabled)
	Number of external sensors to be read by the sensor hub.
	(00: one sensor (default);
AUX_SENS_ON[1:0]	01: two sensors;
	10: three sensors;
	11: four sensors)

15.20 SLV0_ADD (15h)

I²C slave address of the first external sensor (Sensor 1) register (r/w).

Table 361. SLV0_ADD register

slave0_	nu O							
add6	add5	add4	add3	add2	add1	add0	rw_0	

Table 362. SLV_ADD register description

slave0 add[6:0]	I ² C slave address of Sensor1 that can be read by the sensor hub.				
siaveo_adu[o.o]	Default value: 0000000				
rw 0	Read/write operation on Sensor 1. Default value: 0				
TW_0	(0: write operation; 1: read operation)				

DS12140 - Rev 2 page 144/172



15.21 SLV0_SUBADD (16h)

Address of register on the first external sensor (Sensor 1) register (r/w)

Table 363. SLV0_SUBADD register

slave	0_ slave0_	slave0_	slave0_	slave0_	slave0_	slave0_	slave0_
reg	7 reg6	reg5	reg4	reg3	reg2	reg1	reg0

Table 364. SLV0_SUBADD register description

slave0_reg[7:0]	Address of register on Sensor1 that has to be read/written according to the rw_0 bit value in SLV0_ADD (15h). Default value: 00000000	
-----------------	---	--

15.22 SLAVEO_CONFIG (17h)

First external sensor (Sensor1) configuration and sensor hub settings register (r/w)

Table 365. SLAVE0_CONFIG register

SHUB_ ODR_1 SHUB_ 0(1) 0(1) 0(1)	BATCH_EXT Slave0_ _SENS_0_EN numop2	Slave0_ Slave0_ numop1 numop	· - 1
----------------------------------	--	---------------------------------	-------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 366. SLAVEO_CONFIG register description

	Rate at which the master communicates. Default value: 00
	(00: 104 Hz (or at the maximum ODR between the accelerometer and gyro if it is less than 104 Hz);
SHUB_ODR_[1:0]	01: 52 Hz (or at the maximum ODR between the accelerometer and gyro if it is less than 52 Hz);
	10: 26 Hz (or at the maximum ODR between the accelerometer and gyro if it is less than 26 Hz);
	11: 12.5 Hz (or at the maximum ODR between the accelerometer and gyro if it is less than 12.5 Hz)
BATCH_EXT_ SENS_0_EN	Enable FIFO batching data of first slave. Default value: 0
Slave0_numop[2:0]	Number of read operations on Sensor 1. Default value: 000

15.23 SLV1_ADD (18h)

I²C slave address of the second external sensor (Sensor 2) register (r/w)

Table 367. SLV1_ADD register

Slave1_	- 1	1						
add6	add5	add4	add3	add2	add1	add0	'-'	

Table 368. SLV1_ADD register description

Slave1_add[6:0]	I ² C slave address of Sensor 2 that can be read by the sensor hub. Default value: 0000000
r 1	Read operation on Sensor 2 enable. Default value: 0
	(0: read operation disabled; 1: read operation enabled)

DS12140 - Rev 2 page 145/172



15.24 SLV1_SUBADD (19h)

Address of register on the second external sensor (Sensor 2) register (r/w)

Table 369. SLV1_SUBADD register

| Slave1_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| reg7 | reg6 | reg5 | reg4 | reg3 | reg2 | reg1 | reg0 |

Table 370. SLV1_SUBADD register description

Slave1_reg[7:0] Address of register on Sensor 2 that has to be read/written according to the r_1 bit value in SLV1_ADD (18h).

15.25 SLAVE1_CONFIG (1Ah)

Second external sensor (Sensor 2) configuration register (r/w)

Table 371. SLAVE1_CONFIG register

0(1)	0(1)	0(1)	0 ⁽¹⁾	BATCH_EXT_ SENS_1_EN	Slave1_ numop2	Slave1_ numop1	Slave1_ numop0	
------	------	------	------------------	-------------------------	-------------------	-------------------	-------------------	--

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 372. SLAVE1_CONFIG register description

BATCH_EXT_SENS_1_EN	Enable FIFO batching data of second slave. Default value: 0
Slave1_numop[2:0]	Number of read operations on Sensor 2. Default value: 000

15.26 SLV2_ADD (1Bh)

I²C slave address of the third external sensor (Sensor 3) register (r/w)

Table 373. SLV2_ADD register

Slave2_	r 2						
add6	add5	add4	add3	add2	add1	add0	1_2

Table 374. SLV2_ADD register description

Slave2_add[6:0]	I ² C slave address of Sensor 3 that can be read by the sensor hub.			
r 2	Read operation on Sensor 3 enable. Default value: 0			
1_2	(0: read operation disabled; 1: read operation enabled)			

DS12140 - Rev 2 page 146/172



15.27 SLV2_SUBADD (1Ch)

Address of register on the third external sensor (Sensor 3) register (r/w)

Table 375. SLV2_SUBADD register

| Slave2_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| reg7 | reg6 | reg5 | reg4 | reg3 | reg2 | reg1 | reg0 |

Table 376. SLV2_SUBADD register description

Slave2_reg[7:0] Address of register on Sensor 3 that has to be read/written according to the r_2 bit value in SLV2_ADD (1Bh).

15.28 SLAVE2_CONFIG (1Dh)

Third external sensor (Sensor 3) configuration register (r/w)

Table 377. SLAVE2_CONFIG register

0 ⁽¹⁾ 0 ⁽¹⁾ 0 ⁽¹⁾ 0 ⁽¹⁾ BATCH_EXT Slave2_ numop1 Slave2_ numop1	0 ⁽¹⁾	0(1)	0(1)	_SENS_2_EN			Slave2_ numop0	
---	------------------	------	------	------------	--	--	-------------------	--

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 378. SLAVE2_CONFIG register description

BATCH_EXT_SENS_2_EN	Enable FIFO batching data of third slave. Default value: 0
Slave2_numop[2:0]	Number of read operations on Sensor 3. Default value: 000

15.29 SLV3_ADD (1Eh)

I²C slave address of the fourth external sensor (Sensor 4) register (r/w)

Table 379. SLV3_ADD register

Slave3_	r 3						
add6	add5	add4	add3	add2	add1	add0	

Table 380. SLV3_ADD register description

Slave3_add[6:0] I ² C slave address of Sensor 4 that can be read by the sensor hub.				
. 2	Read operation on Sensor 4 enable. Default value: 0			
r_3	(0: read operation disabled; 1: read operation enabled)			

DS12140 - Rev 2 page 147/172



15.30 SLV3_SUBADD (1Fh)

Address of register on the fourth external sensor (Sensor 4) register (r/w)

Table 381. SLV3_SUBADD register

| Slave3_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| reg7 | reg6 | reg5 | reg4 | reg3 | reg2 | reg1 | reg0 |

Table 382. SLV3_SUBADD register description

Slave3_reg[7:0] Address of register on Sensor 4 that has to be read according to the r_3 bit value in SLV3_ADD (1Eh).

15.31 SLAVE3_CONFIG (20h)

Fourth external sensor (Sensor 4) configuration register (r/w)

Table 383. SLAVE3_CONFIG register

0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	0(1)	BATCH_EXT _SENS_3_EN	Slave3_ numop2	Slave3_ numop1	Slave3_ numop0
------------------	------------------	------------------	------	-------------------------	-------------------	-------------------	-------------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 384. SLAVE3_CONFIG register description

BATCH_EXT_SENS_3_EN	Enable FIFO batching data of fourth slave. Default value: 0
Slave3_numop[2:0]	Number of read operations on Sensor 4. Default value: 000

15.32 DATAWRITE_SLV0 (21h)

Data to be written into the slave device register (r/w)

Table 385. DATAWRITE_SLV0 register

| Slave0_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| dataw7 | dataw6 | dataw5 | dataw4 | dataw3 | dataw2 | dataw1 | dataw0 |

Table 386. DATAWRITE_SLV0 register description

Slave0 dataw[7:0]	Data to be written into the slave 0 device according to the rw_0 bit in register SLV0_ADD (15h).
Slaveu_dataw[7:0]	Default value: 00000000

DS12140 - Rev 2 page 148/172



15.33 STATUS_MASTER (22h)

Sensor hub source register (r)

Table 387. STATUS_MASTER register

WR_ONCE_	SLAVE3_	SLAVE2_	SLAVE1_	SLAVE0_	0	0	SENS_HUB
DONE	NACK	NACK	NACK	NACK	U	0	_ENDOP

Table 388. STATUS_MASTER register description

WR_ONCE_DONE	When the bit WRITE_ONCE in MASTER_CONFIG (14h) is configured as 1, this bit is set to 1 when the write operation on slave 0 has been performed and completed. Default value: 0
SLAVE3_NACK	This bit is set to 1 if Not acknowledge occurs on slave 3 communication. Default value: 0
SLAVE2_NACK	This bit is set to 1 if Not acknowledge occurs on slave 2 communication. Default value: 0
SLAVE1_NACK	This bit is set to 1 if Not acknowledge occurs on slave 1 communication. Default value: 0
SLAVE0_NACK	This bit is set to 1 if Not acknowledge occurs on slave 0 communication. Default value: 0
	Sensor hub communication status. Default value: 0
SENS_HUB_ENDOP	(0: sensor hub communication not concluded;
	1: sensor hub communication concluded)

DS12140 - Rev 2 page 149/172



16 Soldering information

The LGA package is compliant with the ECOPACK®, RoHS and "Green" standard. It is qualified for soldering heat resistance according to JEDEC J-STD-020. Land pattern and soldering recommendations are available at www.st.com/mems.

DS12140 - Rev 2 page 150/172




17 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

17.1 LGA-14L package information

Figure 25. LGA-14L 2.5 x 3.0 x 0.86 mm package outline and mechanical data





Dimensions are in millimeter unless otherwise specified General tolerance is +/-0.1mm unless otherwise specified

OUTER DIMENSIONS

ITEM	DIMENSION [mm]	TOLERANCE [mm]
Length [L]	2.50	±0.1
Width [W]	3.00	±0.1
Height [H]	0.86	MAX

DM00249496 1

DS12140 - Rev 2 page 151/172




17.2 LGA-14 packing information

P2 2.00<u>±</u>0.05(I) Po 4.00±0.10(II) E1 1.75<u>±</u>0.10 Ø 1.50 0.00 0.30±0.05 D1 Ø1.50 MIN. R0.20 TYP. Ao SECTION Y-Y SECTION X-X Measured from centreline of sprocket ho to centreline of spocket. Curnulative tolerance of 10 sprocket holes is ± 0.20 Measured from centreline of sprocket hole to centreline of spocket. Other material available. (1) +/- 0.05 Ao Во 3.30 +/- 0.05 (11) Ko 1.00 +/- 0.10 (111) 5.50 +/- 0.05 +/- 0.10 8.00 (IV) Forming format : Press form - 17-B Required length: 170 meter / 22B3 reel ALL DIMENSIONS IN MILLIMETRES UNLESS OTHERWISE STATED.

Figure 26. Carrier tape information for LGA-14 package

Figure 27. LGA-14 package orientation in carrier tape



DS12140 - Rev 2 page 152/172



40mm min.
Access hole at slot location

Tape slot in core for tape start 2.5mm min. width

Figure 28. Reel information for carrier tape of LGA-14 package

Table 389. Reel dimensions for carrier tape of LGA-14 package

Reel dimensions (mm)		
A (max)	330	
B (min)	1.5	
С	13 ±0.25	
D (min)	20.2	
N (min)	60	
G	12.4 +2/-0	
T (max)	18.4	

DS12140 - Rev 2 page 153/172



Revision history

Table 390. Document revision history

Date	Revision	Changes
22-Aug-2018	1	Initial release
	2	Added product label indicating ST's commitment to sustainable technology
		Updated LA_TyOff in Table 2. Mechanical characteristics
25-Jan-2019		Updated footnotes in Table 4. Temperature sensor characteristics
25-Jan-2019		Updated Table 60. Gyroscope LPF1 bandwidth selection
		Updated EMB_FUNC_ODR_CFG_B (5Fh)
		Textual update in MAG_SENSITIVITY_L (BAh) and MAG_SENSITIVITY_H (BBh)

DS12140 - Rev 2 page 154/172



Contents

1	Ove	rview		3
2	Emb	edded	low-power features	4
	2.1	Tilt de	etection	4
	2.2	Signifi	icant Motion Detection	4
	2.3	Finite	State Machine	4
3	Pin (descrip	otion	6
	3.1	Pin co	onnections	6
4	Mod	ule spe	ecifications	9
	4.1	Mecha	anical characteristics	9
	4.2	Electri	ical characteristics	12
	4.3	Tempe	erature sensor characteristics	12
	4.4	Comm	nunication interface characteristics	12
		4.4.1	SPI - serial peripheral interface	13
		4.4.2	I ² C - inter-IC control interface	14
	4.5	Absolu	ute maximum ratings	15
	4.6	Termir	nology	16
		4.6.1	Sensitivity	16
		4.6.2	Zero-g and zero-rate level	16
5	Digi	tal inter	rfaces	17
	5.1	I ² C/SF	PI interface	
		5.1.1	I ² C serial interface	17
		5.1.2	SPI bus interface	20
	5.2	MIPI I	3CSM interface	23
		5.2.1	MIPI I3CSM slave interface	23
		5.2.2	MIPI I3CSM CCC supported commands	23
	5.3	I ² C/I30	C coexistence in LSM6DSO	25
	5.4	Maste	er I ² C interface	26
	5.5	Auxilia	ary SPI interface	26
6	Fund	ctionali	ity	27



	6.1	Operating modes	27
	6.2	Accelerometer power modes	27
		6.2.1 Accelerometer ultra-low-power mode	27
	6.3	Gyroscope power modes	27
	6.4	Block diagram of filters	27
		6.4.1 Block diagrams of the accelerometer filters	28
		6.4.2 Block diagrams of the gyroscope filters	30
	6.5	FIFO	32
		6.5.1 Bypass mode	32
		6.5.2 FIFO mode	33
		6.5.3 Continuous mode	33
		6.5.4 Continuous-to-FIFO mode	33
		6.5.5 Bypass-to-Continuous mode	33
		6.5.6 Bypass-to-FIFO mode	34
		6.5.7 FIFO reading procedure	34
7	Appli	ication hints	35
	7.1	LSM6DSO electrical connections in Mode 1	35
	7.2	LSM6DSO electrical connections in Mode 2	35
	7.3	LSM6DSO electrical connections in Mode 3 and Mode 4	36
8	Regis	ster mapping	40
9	Regis	ster description	43
	9.1	FUNC_CFG_ACCESS (01h)	43
	9.2	PIN_CTRL (02h)	43
	9.3	FIFO_CTRL1 (07h)	44
	9.4	FIFO_CTRL2 (08h)	44
	9.5	FIFO_CTRL3 (09h)	45
	9.6	FIFO_CTRL4 (0Ah)	46
	9.7	COUNTER_BDR_REG1 (0Bh)	47
	9.8		
	3.0	COUNTER_BDR_REG2 (0Ch)	48
	9.9	COUNTER_BDR_REG2 (0Ch)	
			48



9.11	WHO_AM_I (0Fh)	. 49
9.12	CTRL1_XL (10h)	. 50
9.13	CTRL2_G (11h)	.51
9.14	CTRL3_C (12h)	. 52
9.15	CTRL4_C (13h)	. 53
9.16	CTRL5_C (14h)	. 54
9.17	CTRL6_C (15h)	. 55
9.18	CTRL7_G (16h)	. 56
9.19	CTRL8_XL (17h)	. 57
9.20	CTRL9_XL (18h)	. 59
9.21	CTRL10_C (19h)	.60
9.22	ALL_INT_SRC (1Ah)	.60
9.23	WAKE_UP_SRC (1Bh)	.61
9.24	TAP_SRC (1Ch)	. 62
9.25	D6D_SRC (1Dh)	. 63
9.26	STATUS_REG (1Eh) / STATUS_SPIAux (1Eh)	. 64
9.27	OUT_TEMP_L (20h), OUT_TEMP_H (21h)	. 65
9.28	OUTX_L_G (22h) and OUTX_H_G (23h)	. 65
9.29	OUTY_L_G (24h) and OUTY_H_G (25h)	. 66
9.30	OUTZ_L_G (26h) and OUTZ_H_G (27h)	. 66
9.31	OUTX_L_A (28h) and OUTX_H_A (29h)	. 67
9.32	OUTY_L_A (2Ah) and OUTY_H_A (2Bh)	. 67
9.33	OUTZ_L_A (2Ch) and OUTZ_H_A (2Dh)	. 67
9.34	EMB_FUNC_STATUS_MAINPAGE (35h)	. 68
9.35	FSM_STATUS_A_MAINPAGE (36h)	. 69
9.36	FSM_STATUS_B_MAINPAGE (37h)	.70
9.37	STATUS_MASTER_MAINPAGE (39h)	.70
9.38	FIFO_STATUS1 (3Ah)	.70
9.39	FIEO STATUS2 (2Dh)	71
3.33	FIFO_STATUS2 (3Bh)	. / 1



9.41	TAP_CFG0 (56h)	. 73
9.42	TAP_CFG1 (57h)	. 74
9.43	TAP_CFG2 (58h)	. 74
9.44	TAP_THS_6D (59h)	. 74
9.45	INT_DUR2 (5Ah)	. 76
9.46	WAKE_UP_THS (5Bh)	. 76
9.47	WAKE_UP_DUR (5Ch)	. 77
9.48	FREE_FALL (5Dh)	. 78
9.49	MD1_CFG (5Eh)	. 79
9.50	MD2_CFG (5Fh)	. 80
9.51	I3C_BUS_AVB (62h)	. 81
9.52	INTERNAL_FREQ_FINE (63h)	. 81
9.53	INT_OIS (6Fh)	. 82
9.54	CTRL1_OIS (70h)	. 83
9.55	CTRL2_OIS (71h)	. 84
9.56	CTRL3_OIS (72h)	. 85
9.57	X_OFS_USR (73h)	. 86
9.58	Y_OFS_USR (74h)	. 86
9.59	Z_OFS_USR (75h)	. 87
9.60	FIFO_DATA_OUT_TAG (78h)	. 87
9.61	FIFO_DATA_OUT_X_L (79h) and FIFO_DATA_OUT_X_H (7Ah)	. 88
9.62	FIFO_DATA_OUT_Y_L (7Bh) and FIFO_DATA_OUT_Y_H (7Ch)	. 88
9.63	FIFO_DATA_OUT_Z_L (7Dh) and FIFO_DATA_OUT_Z_H (7Eh)	. 88
Embe	edded functions register mapping	.89
Embe	edded functions register description	.91
11.1	PAGE_SEL (02h)	. 91
11.2	EMB_FUNC_EN_A (04h)	. 91
11.3	EMB_FUNC_EN_B (05h)	. 92
11.4	PAGE_ADDRESS (08h)	. 92
11.5	PAGE VALUE (09h)	. 93

10

11



11.6	EMB_FUNC_INT1 (0Ah)	93
11.7	FSM_INT1_A (0Bh)	94
11.8	FSM_INT1_B (0Ch)	95
11.9	EMB_FUNC_INT2 (0Eh)	96
11.10	FSM_INT2_A (0Fh)	97
11.11	FSM_INT2_B (10h)	98
11.12	EMB_FUNC_STATUS (12h)	99
11.13	FSM_STATUS_A (13h)	100
11.14	FSM_STATUS_B (14h)	101
11.15	PAGE_RW (17h)	102
11.16	EMB_FUNC_FIFO_CFG (44h)	102
11.17	FSM_ENABLE_A (46h)	103
11.18	FSM_ENABLE_B (47h)	103
11.19	FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h)	104
11.20	FSM_LONG_COUNTER_CLEAR (4Ah)	104
11.21	FSM_OUTS1 (4Ch)	105
11.22	FSM_OUTS2 (4Dh)	106
11.23	FSM_OUTS3 (4Eh)	107
11.24	FSM_OUTS4 (4Fh)	108
11.25	FSM_OUTS5 (50h)	109
11.26	FSM_OUTS6 (51h)	110
11.27	FSM_OUTS7 (52h)	111
11.28	FSM_OUTS8 (53h)	112
11.29	FSM_OUTS9 (54h)	113
11.30	FSM_OUTS10 (55h)	114
11.31	FSM_OUTS11 (56h)	115
11.32	FSM_OUTS12 (57h)	116
11.33	FSM_OUTS13 (58h)	117
11.34	FSM_OUTS14 (59h)	118
11.35	FSM_OUTS15 (5Ah)	119



	11.36	FSM_O	UTS16 (5Bh)	120
	11.37	EMB_F	UNC_ODR_CFG_B (5Fh)	121
	11.38	STEP_0	COUNTER_L (62h) and STEP_COUNTER_H (63h)	121
	11.39	EMB_F	UNC_SRC (64h)	122
	11.40	EMB_F	UNC_INIT_A (66h)	122
	11.41	EMB_F	UNC_INIT_B (67h)	123
12	Embe	edded a	dvanced features pages	124
13	Embe	edded a	dvanced features register description	126
	13.1	Page 0	- Embedded advanced features registers	126
		13.1.1	MAG_SENSITIVITY_L (BAh) and MAG_SENSITIVITY_H (BBh)	126
		13.1.2	MAG_OFFX_L (C0h) and MAG_OFFX_H (C1h)	127
		13.1.3	MAG_OFFY_L (C2h) and MAG_OFFY_H (C3h)	127
		13.1.4	MAG_OFFZ_L (C4h) and MAG_OFFZ_H (C5h)	128
		13.1.5	MAG_SI_XX_L (C6h) and MAG_SI_XX_H (C7h)	128
		13.1.6	MAG_SI_XY_L (C8h) and MAG_SI_XY_H (C9h)	129
		13.1.7	MAG_SI_XZ_L (CAh) and MAG_SI_XZ_H (CBh)	129
		13.1.8	MAG_SI_YY_L (CCh) and MAG_SI_YY_H (CDh)	130
		13.1.9	MAG_SI_YZ_L (CEh) and MAG_SI_YZ_H (CFh)	130
		13.1.10	MAG_SI_ZZ_L (D0h) and MAG_SI_ZZ_H (D1h)	131
		13.1.11	MAG_CFG_A (D4h)	132
		13.1.12	MAG_CFG_B (D5h)	132
	13.2	Page 1	- Embedded advanced features registers	133
		13.2.1	FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh)	133
		13.2.2	FSM_PROGRAMS (7Ch)	133
		13.2.3	FSM_START_ADD_L (7Eh) and FSM_START_ADD_H (7Fh)	134
		13.2.4	PEDO_CMD_REG (83h)	
		13.2.5	PEDO_DEB_STEPS_CONF (84h)	
		13.2.6	PEDO_SC_DELTAT_L (D0h) & PEDO_SC_DELTAT_H (D1h)	
14			register mapping	
15	Sens	or hub ı	register description	138
	15.1	SENSO	R_HUB_1 (02h)	138

DS12140 - Rev 2



15.2	SENSOR_HUB_2 (03h)	138
15.3	SENSOR_HUB_3 (04h)	138
15.4	SENSOR_HUB_4 (05h)	139
15.5	SENSOR_HUB_5 (06h)	139
15.6	SENSOR_HUB_6 (07h)	139
15.7	SENSOR_HUB_7 (08h)	140
15.8	SENSOR_HUB_8 (09h)	140
15.9	SENSOR_HUB_9 (0Ah)	140
15.10	SENSOR_HUB_10 (0Bh)	141
15.11	SENSOR_HUB_11 (0Ch)	141
15.12	SENSOR_HUB_12 (0Dh)	141
15.13	SENSOR_HUB_13 (0Eh)	142
15.14	SENSOR_HUB_14 (0Fh)	142
15.15	SENSOR_HUB_15 (10h)	142
15.16	SENSOR_HUB_16 (11h)	143
15.17	SENSOR_HUB_17 (12h)	143
15.18	SENSOR_HUB_18 (13h)	143
15.19	MASTER_CONFIG (14h)	144
15.20	SLV0_ADD (15h)	144
15.21	SLV0_SUBADD (16h)	144
15.22	SLAVE0_CONFIG (17h)	145
15.23	SLV1_ADD (18h)	145
15.24	SLV1_SUBADD (19h)	145
15.25	SLAVE1_CONFIG (1Ah)	146
15.26	SLV2_ADD (1Bh)	146
15.27	SLV2_SUBADD (1Ch)	147
15.28	SLAVE2_CONFIG (1Dh)	147
15.29	SLV3_ADD (1Eh)	147
15.30	SLV3_SUBADD (1Fh)	148
15.31	SLAVE3_CONFIG (20h)	148





	15.32	DATAWRITE_SLV0 (21h)	. 148	
	15.33	STATUS_MASTER (22h)	. 149	
16	Sold	ering information	150	
17	7 Package information			
	17.1	LGA-14L package information	. 151	
	17.2	LGA-14 packing information	. 151	
Rev	ision	historv	154	





List of tables

Table 1.	Pin description	/
Table 2.	Mechanical characteristics	9
Table 3.	Electrical characteristics	
Table 4.	Temperature sensor characteristics	. 12
Table 5.	SPI slave timing values (in mode 3)	. 13
Table 6.	I ² C slave timing values	. 14
Table 7.	Absolute maximum ratings	. 15
Table 8.	Serial interface pin description	. 17
Table 9.	I ² C terminology	. 17
Table 10.	SAD+Read/Write patterns	. 18
Table 11.	Transfer when master is writing one byte to slave	. 18
Table 12.	Transfer when master is writing multiple bytes to slave	. 18
Table 13.	Transfer when master is receiving (reading) one byte of data from slave	. 18
Table 14.	Transfer when master is receiving (reading) multiple bytes of data from slave	. 18
Table 15.	MIPI I3C SM CCC commands	. 23
Table 16.	Master I ² C pin details	. 26
Table 17.	Auxiliary SPI pin details	. 26
Table 18.	Gyroscope LPF2 bandwidth selection	. 30
Table 19.	Internal pin status	. 38
Table 20.	Registers address map	. 40
Table 21.	FUNC_CFG_ACCESS register	. 43
Table 22.	FUNC_CFG_ACCESS register description	. 43
Table 23.	PIN_CTRL register	. 43
Table 24.	PIN_CTRL register description	. 43
Table 25.	FIFO_CTRL1 register	. 44
Table 26.	FIFO_CTRL1 register description	. 44
Table 27.	FIFO_CTRL2 register	. 44
Table 28.	FIFO_CTRL2 register description	. 44
Table 29.	FIFO_CTRL3 register	. 45
Table 30.	FIFO_CTRL3 register description	. 45
Table 31.	FIFO_CTRL4 register	. 46
Table 32.	FIFO_CTRL4 register description	. 46
Table 33.	COUNTER_BDR_REG1 register	. 47
Table 34.	COUNTER_BDR_REG1 register description	
Table 35.	COUNTER_BDR_REG2 register	. 48
Table 36.	COUNTER_BDR_REG2 register description	. 48
Table 37.	INT1_CTRL register	. 48
Table 38.	INT1_CTRL register description	. 48
Table 39.	INT2_CTRL register	
Table 40.	INT2_CTRL register description	
Table 41.	WhoAml register	
Table 42.	CTRL1_XL register	
Table 43.	CTRL1_XL register description	
Table 44.	Accelerometer ODR register setting	
Table 45.	Accelerometer full-scale selection	
Table 46.	CTRL2_G register	
Table 47.	CTRL2_G register description	
Table 48.	Gyroscope ODR configuration setting	
Table 49.	CTRL3_C register	
Table 50.	CTRL3_C register description	
Table 51.	CTRL4_C register	. 53



Table 52.	CTRL4_C register description	
Table 53.	CTRL5_C register	54
Table 54.	CTRL5_C register description	
Table 55.	Angular rate sensor self-test mode selection	54
Table 56.	Linear acceleration sensor self-test mode selection	54
Table 57.	CTRL6_C register	55
Table 58.	CTRL6_C register description	55
Table 59.	Trigger mode selection	55
Table 60.	Gyroscope LPF1 bandwidth selection	55
Table 61.	CTRL7 G register	56
Table 62.	CTRL7_G register description	56
Table 63.	CTRL8_XL register	
Table 64.	CTRL8_XL register description	
Table 65.	Accelerometer bandwidth configurations	
Table 66.	CTRL9_XL register	
Table 67.	CTRL9_XL register description	
Table 68.	CTRL10_C register	
Table 69.	CTRL10_C register description	
Table 70.	ALL_INT_SRC register	
Table 71.	ALL_INT_SRC register description.	
Table 71.	WAKE_UP_SRC register	
Table 73.	WAKE_UP_SRC register description	
Table 74.	TAP_SRC register	
Table 75.	TAP_SRC register description	
Table 76.	D6D_SRC register	
Table 77.	D6D_SRC register description	
Table 78.	STATUS_REG register	
Table 79.	STATUS_REG register description	
Table 80.	STATUS_SPIAux register	
Table 81.	STATUS_SPIAux description	
Table 82.	OUT_TEMP_L register	
Table 83.	OUT_TEMP_H register	
Table 84.	OUT_TEMP register description.	
Table 85.	OUTX_L_G register	
Table 86.	OUTX_H_G register	
Table 87.	OUTX_H_G register description	
Table 88.	OUTY_L_G register	
Table 89.	OUTY_H_G register	
Table 90.	OUTY_H_G register description	
Table 91.	OUTZ_L_G register	
Table 92.	OUTZ_H_G register	
Table 93.	OUTZ_H_G register description	
Table 94.	OUTX_L_A register	67
Table 95.	OUTX_H_A register	67
Table 96.	OUTX_H_A register description	67
Table 97.	OUTY_L_A register	67
Table 98.	OUTY_H_A register	67
Table 99.	OUTY_H_A register description	67
Table 100.	OUTZ_L_A register	68
	OUTZ_H_A register	
	OUTZ_H_A register description	
	EMB_FUNC_STATUS_MAINPAGE register	
	EMB_FUNC_STATUS_MAINPAGE register description	
	FSM_STATUS_A_MAINPAGE register	



	FSM_STATUS_A_MAINPAGE register description	
	FSM_STATUS_B_MAINPAGE register	
	FSM_STATUS_B_MAINPAGE register description	
Table 109.	STATUS_MASTER_MAINPAGE register	70
Table 110.	STATUS_MASTER_MAINPAGE register description	70
Table 111.	FIFO_STATUS1 register	71
Table 112.	FIFO_STATUS1 register description	71
Table 113.	FIFO_STATUS2 register	71
Table 114.	FIFO_STATUS2 register description	71
Table 115.	TIMESTAMP output registers	72
	TIMESTAMP output register description	
	TAP_CFG0 register	
	TAP_CFG0 register description	
	TAP_CFG1 register	
	TAP_CFG1 register description	
	TAP priority decoding	
	TAP_CFG2 register	
	TAP_CFG2 register description	
	TAP_THS_6D register	
	TAP_THS_6D register description	
	Threshold for D4D/D6D function	
	INT_DUR2 register.	
	INT_DUR2 register description	
	WAKE_UP_THS register	
	WAKE_UP_THS register description	
	WAKE_UP_DUR register	
	WAKE_UP_DUR register description	
	FREE_FALL register	
	FREE_FALL register description	
	Threshold for free-fall function	
	MD1_CFG register	
	MD1_CFG register description	
	MD2_CFG register	
	MD2_CFG register description	
	I3C_BUS_AVB register	
	I3C_BUS_AVB register description	
Table 142.	INTERNAL_FREQ_FINE register	81
Table 143.	INTERNAL_FREQ_FINE register description	81
Table 144.	INT_OIS register	82
Table 145.	INT_OIS register description	82
Table 146.	CTRL1_OIS register	83
Table 147.	CTRL1_OIS register description	83
Table 148.	DEN mode selection	83
Table 149.	CTRL2_OIS register	84
Table 150.	CTRL2_OIS register description	84
Table 151.	Gyroscope OIS chain digital LPF1 filter bandwidth selection	84
	CTRL3_OIS register	
	CTRL3 OIS register description.	
	Accelerometer OIS channel full-scale selection	
	Accelerometer OIS channel bandwidth and phase	
	Self-test nominal output variation	
	X_OFS_USR register	
	X_OFS_USR register description	
	Y_OFS_USR register	
. 4510 100.		50



Table 160.	Y_OFS_USR register description	86
Table 161.	Z_OFS_USR register	87
Table 162.	Z_OFS_USR register description	87
Table 163.	FIFO_DATA_OUT_TAG register	87
Table 164.	FIFO_DATA_OUT_TAG register description	87
Table 165.	FIFO tag	87
Table 166.	FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L registers	88
	FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L register description	
	FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L registers	
	FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L register description	
	FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L registers	
	FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L register description	
	Register address map - embedded functions	
	PAGE_SEL register	
	PAGE_SEL register description	
	EMB_FUNC_EN_A register	
	EMB_FUNC_EN_A register description	
	EMB FUNC EN B register.	
	EMB FUNC EN B register description	
	PAGE_ADDRESS register	
	PAGE ADDRESS register description	
	PAGE_VALUE register	
	PAGE_VALUE register description	
	EMB_FUNC_INT1 register	
	EMB_FUNC_INT1 register description	
	FSM_INT1_A register	
	FSM_INT1_A register description.	
	FSM_INT1_B register	
	FSM_INT1_B register description	
	EMB_FUNC_INT2 register	
	EMB_FUNC_INT2 register description	
	FSM_INT2_A register	
	FSM_INT2_A register description	
	FSM_INT2_B register	
	FSM_INT2_B register description.	
	EMB_FUNC_STATUS register.	
	EMB_FUNC_STATUS register description.	
	FSM_STATUS_A register	
	FSM_STATUS_A register description	
	FSM_STATUS_B register	
	FSM_STATUS_B register description	
	PAGE_RW register	
	PAGE_RW register description	
	EMB_FUNC_FIFO_CFG register	
	EMB_FUNC_FIFO_CFG register description	
	FSM_ENABLE_A register	
	FSM_ENABLE_A register description	
	FSM_ENABLE_B register	
	FSM_ENABLE_B register description	
	FSM_LONG_COUNTER_L register	
	FSM_LONG_COUNTER_L register description	
	FSM_LONG_COUNTER_H register	
	FSM_LONG_COUNTER_H register description	
Table 213.	FSM_LONG_COUNTER_CLEAR register	104



Table 214.	FSM_LONG_COUNTER_CLEAR register description	104
Table 215.	FSM_OUTS1 register	105
Table 216.	FSM_OUTS1 register description	105
Table 217.	FSM_OUTS2 register	106
Table 218.	FSM_OUTS2 register description	106
Table 219.	FSM_OUTS3 register	107
Table 220.	FSM_OUTS3 register description	107
Table 221.	FSM_OUTS4 register	108
Table 222.	FSM_OUTS4 register description	108
Table 223.	FSM_OUTS5 register	109
Table 224.	FSM_OUTS5 register description	109
Table 225.	FSM_OUTS6 register	110
	FSM_OUTS6 register description	
Table 227.	FSM_OUTS7 register	111
	FSM_OUTS7 register description	
	FSM_OUTS8 register	
	FSM_OUTS8 register description	
	FSM_OUTS9 register	
	FSM OUTS9 register description.	
	FSM_OUTS10 register	
	FSM_OUTS10 register description	
	FSM_OUTS11 register	
	FSM_OUTS11 register description	
	FSM_OUTS12 register	
	FSM_OUTS12 register description	
	FSM_OUTS13 register	
	FSM_OUTS13 register description	
	FSM_OUTS14 register	
	FSM_OUTS14 register description	
	FSM_OUTS15 register	
	FSM_OUTS15 register description	
	FSM_OUTS16 register	
	FSM OUTS16 register description	
Table 247.	EMB_FUNC_ODR_CFG_B register	121
	EMB_FUNC_ODR_CFG_B register description	
	STEP_COUNTER_L register	
	STEP_COUNTER_L register description	
	STEP_COUNTER_H register	121
	STEP_COUNTER_H register description	
	EMB_FUNC_SRC register	
	EMB_FUNC_SRC register description	
	EMB_FUNC_INIT_A register	
	EMB_FUNC_INIT_A register description	
Table 257.	EMB_FUNC_INIT_B register	123
	EMB_FUNC_INIT_B register description	
Table 259.	Register address map - embedded advanced features page 0	124
Table 260.	Register address map - embedded advanced features page 1	124
Table 261.	MAG_SENSITIVITY_L register	126
	MAG_SENSITIVITY_L register description	
	MAG_SENSITIVITY_H register	
	MAG_SENSITIVITY_H register description	
Table 265.	MAG_OFFX_L register	127
	MAG_OFFX_L register description	
Table 267.	MAG_OFFX_H register	127



	MAG_OFFX_H register description	
Table 269.	MAG_OFFY_L register	127
Table 270.	MAG_OFFY_L register description	127
Table 271.	MAG_OFFY_H register	127
Table 272.	MAG_OFFY_H register description	127
Table 273.	MAG_OFFZ_L register	128
Table 274.	MAG_OFFZ_L register description	128
Table 275.	MAG_OFFZ_H register	128
	MAG_OFFZ_H register description	
Table 277.	MAG_SI_XX_L register	128
	MAG_SI_XX_L register description	
	MAG_SI_XX_H register	
	MAG_SI_XX_H register description	
	MAG_SI_XY_L register	
	MAG_SI_XY_L register description	
	MAG_SI_XY_H register	
	MAG_SI_XY_H register description	
	MAG_SI_XZ_L register.	
	MAG_SI_XZ_L register description	
	MAG_SI_XZ_H register	
	MAG_SI_XZ_H register description	
	MAG_SI_YY_L register.	
	MAG_SI_YY_L register description	
	MAG_SI_YY_H register	
	MAG_SI_YY_H register description	
	MAG_SI_YZ_L register	
	MAG_SI_YZ_L register description	
	MAG_SI_YZ_H register	
	MAG_SI_YZ_H register description	
	MAG_SI_ZZ_L register	
	MAG_SI_ZZ_L register description.	
	MAG_SI_ZZ_H register	
	MAG_SI_ZZ_Triegister MAG_SI_ZZ_H register description	
	MAG_CFG_A register	
	MAG_CFG_A description	
	MAG_CFG_B register	
	MAG_CFG_B description	
	FSM LC TIMEOUT L register	
	FSM_LC_TIMEOUT_L register description	
	FSM_LC_TIMEOUT_H register	
	FSM_LC_TIMEOUT_H register description	
	FSM_PROGRAMS register	
	FSM_PROGRAMS register description.	
	FSM_START_ADD_L register	
	FSM_START_ADD_L register description	
	FSM_START_ADD_H register	
	FSM_START_ADD_H register description	
	PEDO_CMD_REG register	
	PEDO_CMD_REG register description	
	PEDO_DEB_STEPS_CONF register description	
	PEDO_SC_DELTAT_L register	
18DIE 321.	PEDO_SC_DELTAT_H/L register description	135



Table 322.	Register address map - sensor hub registers	136
	SENSOR_HUB_1 register	
	SENSOR_HUB_1 register description	
	SENSOR_HUB_2 register	
	SENSOR_HUB_2 register description	
	SENSOR_HUB_3 register	
	SENSOR_HUB_3 register description	
	SENSOR_HUB_4 register	
	SENSOR_HUB_4 register description	
	SENSOR_HUB_5 register	
	SENSOR_HUB_5 register description	
	SENSOR_HUB_6 register	
	SENSOR_HUB_6 register description	
	SENSOR_HUB_7 register	
	SENSOR_HUB_7 register description	
	SENSOR_HUB_8 register	
	SENSOR_HUB_8 register description	
	SENSOR_HUB_9 register.	
	SENSOR_HUB_9 register description	
	SENSOR_HUB_10 register	
	SENSOR_HUB_10 register description	
	SENSOR_HUB_11 register	
	SENSOR_HUB_11 register description	
	SENSOR_HUB_12 register	
	SENSOR_HUB_12 register description	
	SENSOR_HUB_13 register description.	
	SENSOR_HUB_14 register	
	SENSOR_HUB_14 register description.	
	SENSOR_HUB_15 register	
	SENSOR_HUB_15 register description.	
	SENSOR_HUB_16 register	
	SENSOR_HUB_16 register description.	
	SENSOR_HUB_17 register	
	SENSOR_HUB_17 register description.	
	SENSOR_HUB_17 register	
	SENSOR_HUB_17 register description.	
	MASTER_CONFIG register.	
	MASTER_CONFIG register description	
	SLV0_ADD register	
	SLV ADD register description	
	SLV0_SUBADD register	
	SLV0 SUBADD register description	
	SLAVE0_CONFIG register	
	SLAVE0 CONFIG register description	
	SLV1_ADD register	
	SLV1 ADD register description	
	SLV1_SUBADD register	
	SLV1 SUBADD register description	
	SLAVE1_CONFIG register	
	SLAVE1_CONFIG register description	
	SLV2_ADD register	
	SLV2_ADD register description	
	SLV2_SUBADD register	

LSM6DSO





Table 376.	SLV2_SUBADD register description	147
Table 377.	SLAVE2_CONFIG register	147
Table 378.	SLAVE2_CONFIG register description	147
Table 379.	SLV3_ADD register	147
Table 380.	SLV3_ADD register description	147
Table 381.	SLV3_SUBADD register	148
Table 382.	SLV3_SUBADD register description	148
Table 383.	SLAVE3_CONFIG register	148
Table 384.	SLAVE3_CONFIG register description	148
Table 385.	DATAWRITE_SLV0 register	148
Table 386.	DATAWRITE_SLV0 register description	148
	STATUS_MASTER register	
Table 388.	STATUS_MASTER register description	149
Table 389.	Reel dimensions for carrier tape of LGA-14 package	153
Table 390	Document revision history	154





List of figures

Figure 1.	Generic state machine	. 5
Figure 2.	State machine in the LSM6DSO	. 5
Figure 3.	Pin connections	. 6
Figure 4.	LSM6DSO connection modes	. 7
Figure 5.	SPI slave timing diagram (in mode 3)	13
Figure 6.	I ² C slave timing diagram	
Figure 7.	Read and write protocol (in mode 3)	20
Figure 8.	SPI read protocol (in mode 3)	20
Figure 9.	Multiple byte SPI read protocol (2-byte example) (in mode 3)	21
Figure 10.	SPI write protocol (in mode 3)	
Figure 11.	Multiple byte SPI write protocol (2-byte example) (in mode 3)	21
Figure 12.	SPI read protocol in 3-wire mode (in mode 3)	
Figure 13.	I ² C and I3C both active (INT1 pin not connected)	25
Figure 14.	Only I3C active (INT1 pin connected to VDD_IO)	25
Figure 15.	Block diagram of filters	28
Figure 16.	Accelerometer UI chain	28
Figure 17.	Accelerometer composite filter	29
Figure 18.	Accelerometer chain with Mode 4 enabled	29
Figure 19.	Gyroscope digital chain - Mode 1 (UI/EIS) and Mode 2	30
Figure 20.	Gyroscope digital chain - Mode 3 / Mode 4 (OIS/EIS)	
Figure 21.	LSM6DSO electrical connections in Mode 1	35
Figure 22.	LSM6DSO electrical connections in Mode 2	36
Figure 23.	LSM6DSO electrical connections in Mode 3 and Mode 4 (auxiliary 3/4-wire SPI)	37
Figure 24.	Accelerometer block diagram	
Figure 25.	LGA-14L 2.5 x 3.0 x 0.86 mm package outline and mechanical data	51
Figure 26.	Carrier tape information for LGA-14 package	52
Figure 27.	LGA-14 package orientation in carrier tape	52
Figure 28.	Reel information for carrier tape of LGA-14 package	53



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS12140 - Rev 2 page 172/172