Cycle	Instruction Retired	Reason
1	nop	First instruction is in pipeline - Instruction Fetch
2	nop	First instruction is in pipeline - ID
3	nop	First instruction is in pipeline - Execute
4	nop	First instruction is in pipeline - Memory
5	lbi r0, 0	Write back and retired
6	lbi r5, 43	No stall required
7	lbi r6, 43	No stall required
8	lbi r7, 43	No stall required
9	nop	R0 is in Write back as this instruction enters
10	ld r1, r0, 0	Required one stall for first lbi instruction
11	nop	load and store are treated as unpredictable hazards so are completely avoided with stalls. This could be optimised by calculated the memory address and save a cycle on consecutive memory instructions
12	nop	""
13	nop	""
14	nop	433
15	st r5, r1, 0	"" avoiding last load
16	nop	433
17	nop	433
18	nop	433
19	nop	""
20	ld r1, r0, 2	"" avoiding last store

21	пор	wı v
22	nop	un
23	nop	un
24	nop	wı v
25	st r6, r1, 1	"" avoiding last load
26	nop	wii .
27	nop	wı v
28	nop	wii .
29	nop	un
30	ld r1, r0, 4	"" avoiding last store
31	пор	un
32	nop	un
33	nop	un
34	nop	wn
35	st r7, r1, 1	"" avoiding last load
36	halt	Only stall on branches and jumps