

# JAYPEE UNIVERSITY OF ENGINEERING & TECHNOLOGY, GUNA

## DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Course: Computer Organization & Architecture Lab

Course Code: 18B17CI474

B. Tech. (CSE VI Sem.)

### Experiment # 4

**Aim: Design of combinational logic circuits.**

A combinational logic circuit is the digital system whose **outputs depend only on its current combination of input values** and remains independent of previous output values. All logic gates, adders/subtractors, comparators, multiplexers, de-multiplexers, encoders, decoders, ALUs etc. are the examples of the combinational circuits. Other important features of these circuits are as following:-

- No feedback connections in the circuits.
- No clock signal i.e. time independent
- Memoryless
- Helps in reducing design complexity

In this experiment, only the following four combinational circuits to be designed:-

- **Multiplexer:** A multiplexer, also known as data selector, is a digital switch which allows digital information from several sources to be routed onto a single output line. A set of ( **$n$** ) **selection/control lines** control the selection of a particular input line. Therefore, a multiplexer (*size:  $2^n \times 1$* ) is a **multiple-input ( $m = 2^n$ )** and **single-output switch**.
- **De-multiplexer:** A circuit that receives information on a single input line and transmits the information on any of the  **$m = 2^n$**  possible output lines is called as a de-multiplexer. Therefore, a de-multiplexer (*size:  $1 \times 2^n$* ) is called a **single input multiple-output switch**. The values of  **$n$**  selection lines control the selection of specific output line.
- **Decoder:** A decoder is a **multiple input** and **multiple output** logic circuit. A decoder converts coded inputs into a differently coded outputs. Often, the input code has fewer bits than the output code. Each input combination produces only one active output. A decoder circuit of size ( **$n \times m$** ) has  **$n$**  inputs and produces  **$m = 2^n$**  possible outputs varies from **0** to  **$2^n - 1$** . Usually, a decoder is provided with **enabled inputs** to activate decoded output based on data inputs. It can be implemented using **AND/NAND gates**.
- **Encoder:** A digital circuit that performs the **inverse operation** of a decoder is called as an encoder. An encoder of size ( **$m \times n$** ) has  **$m = 2^n$**  (or less) input lines,  **$n$**  output lines and there may be an **enable line**. In an encoder, the output lines generate the binary code corresponding to the input value. It can be implemented using **OR gates** whose inputs can be determined directly from the truth table.

**Note:** Above mentioned circuits can be implemented in larger size using two or more smaller size of similar circuits suitably. For example, a 3 to 8 decoder can be obtained using two 2 to 4 decoders.

Multiplexer	De-Multiplexer																																										
<p><b>Block Diagram</b></p> <p><b>Boolean Expression</b></p> $Y = \sum_{m=0}^{2^n-1} (S_0 S_1 \dots S_{n-2} S_{n-1}) I_m$ <p>Select lines will hold the binary values equivalent to the decimal value (<b>m</b>) of data lines. For Example, the Boolean expression for <b>4 to 1</b> MUX is as:-</p> $Y = \overline{S_1} \overline{S_0} I_0 + \overline{S_1} S_0 I_1 + S_1 \overline{S_0} I_2 + S_0 S_1 I_3$ <p><b>Truth Table (4-to-1 MUX)</b></p> <table><tr><th colspan="2">Select Lines</th><th>Output</th></tr><tr><th>S<sub>1</sub></th><th>S<sub>0</sub></th><th>Y</th></tr><tr><td>0</td><td>0</td><td>I<sub>0</sub></td></tr><tr><td>0</td><td>1</td><td>I<sub>1</sub></td></tr><tr><td>1</td><td>0</td><td>I<sub>2</sub></td></tr><tr><td>1</td><td>1</td><td>I<sub>3</sub></td></tr></table>	Select Lines		Output	S <sub>1</sub>	S <sub>0</sub>	Y	0	0	I <sub>0</sub>	0	1	I <sub>1</sub>	1	0	I <sub>2</sub>	1	1	I <sub>3</sub>	<p><b>Block Diagram</b></p> <p><b>Boolean Expression</b></p> $I_m = (S_0 S_1 \dots S_{n-2} S_{n-1}) Y$ <p>Only one data line of decimal value <b>m</b> equivalent to the binary values of select lines will be active at a time. For Example, the Boolean expression for <b>1 to 4</b> De-MUX is as:-</p> $I_m = \overline{S_1} \overline{S_0} Y + \overline{S_1} S_0 Y + S_1 \overline{S_0} Y + S_0 S_1 Y$ <p><b>Truth Table (1-to-4 De-MUX)</b></p> <table><tr><th>Input</th><th colspan="2">Select Lines</th><th>Output</th></tr><tr><th>Y</th><th>S<sub>1</sub></th><th>S<sub>0</sub></th><th>I<sub>m</sub></th></tr><tr><td>Y</td><td>0</td><td>0</td><td>I<sub>0</sub> = Y</td></tr><tr><td>Y</td><td>0</td><td>1</td><td>I<sub>1</sub> = Y</td></tr><tr><td>Y</td><td>1</td><td>0</td><td>I<sub>2</sub> = Y</td></tr><tr><td>Y</td><td>1</td><td>1</td><td>I<sub>3</sub> = Y</td></tr></table>	Input	Select Lines		Output	Y	S <sub>1</sub>	S <sub>0</sub>	I <sub>m</sub>	Y	0	0	I <sub>0</sub> = Y	Y	0	1	I <sub>1</sub> = Y	Y	1	0	I <sub>2</sub> = Y	Y	1	1	I <sub>3</sub> = Y
Select Lines		Output																																									
S <sub>1</sub>	S <sub>0</sub>	Y																																									
0	0	I <sub>0</sub>																																									
0	1	I <sub>1</sub>																																									
1	0	I <sub>2</sub>																																									
1	1	I <sub>3</sub>																																									
Input	Select Lines		Output																																								
Y	S <sub>1</sub>	S <sub>0</sub>	I <sub>m</sub>																																								
Y	0	0	I <sub>0</sub> = Y																																								
Y	0	1	I <sub>1</sub> = Y																																								
Y	1	0	I <sub>2</sub> = Y																																								
Y	1	1	I <sub>3</sub> = Y																																								

**Exercise#1:** Design a half adder using two 4:1 multiplexers (shown in Fig.1) in **structural style of architecture**.

**Exercise#2:** Design 8:1 multiplexer using two 4:1 and one 2:1 multiplexers (shown in Fig.2) in **structural style of architecture**. Use inputs and selection lines in the form of bus.




Figure 1: Half Adder using Multiplexers




Figure 2: 8-to-1 Multiplexer

Encoder	Decoder																																																																																																																																																																																																																												
<p><b>Block Diagram</b></p> <p><b>Boolean Expressions (8-to-3 Encoder)</b></p> <p>LSB: <math>A_0 = I_1 + I_3 + I_5 + I_7</math> <math>A_1 = I_2 + I_3 + I_6 + I_7</math> MSB: <math>A_2 = I_4 + I_5 + I_6 + I_7</math></p> <p><b>Truth Table (8-to-3 Encoder)</b></p> <table><tr><th colspan="8">Inputs</th><th colspan="3">Outputs</th></tr><tr><th><math>I_7</math></th><th><math>I_6</math></th><th><math>I_5</math></th><th><math>I_4</math></th><th><math>I_3</math></th><th><math>I_2</math></th><th><math>I_1</math></th><th><math>I_0</math></th><th><math>A_2</math></th><th><math>A_1</math></th><th><math>A_0</math></th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>	Inputs								Outputs			$I_7$	$I_6$	$I_5$	$I_4$	$I_3$	$I_2$	$I_1$	$I_0$	$A_2$	$A_1$	$A_0$	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	1	0	0	0	0	1	1	0	0	0	1	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	1	0	1	0	1	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	1	1	1	<p><b>Block Diagram</b></p> <p><b>Boolean Expression (3-to-8 Decoder)</b></p> <p><math display="block">I_m = \overline{A_2} \overline{A_1} \overline{A_0} + \overline{A_2} \overline{A_1} A_0 + \overline{A_2} A_1 \overline{A_0} + \overline{A_2} A_1 A_0 + A_2 \overline{A_1} \overline{A_0} + A_2 \overline{A_1} A_0 + A_2 A_1 \overline{A_0} + A_2 A_1 A_0</math></p> <p>Only one output line of decimal value <b>m</b> equivalent to the binary values of data lines will be active at a time.</p> <p><b>Truth Table (3-to-8 Decoder)</b></p> <table><tr><th colspan="3">Inputs</th><th colspan="8">Outputs</th></tr><tr><th><math>A_2</math></th><th><math>A_1</math></th><th><math>A_0</math></th><th><math>I_7</math></th><th><math>I_6</math></th><th><math>I_5</math></th><th><math>I_4</math></th><th><math>I_3</math></th><th><math>I_2</math></th><th><math>I_1</math></th><th><math>I_0</math></th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	Inputs			Outputs								$A_2$	$A_1$	$A_0$	$I_7$	$I_6$	$I_5$	$I_4$	$I_3$	$I_2$	$I_1$	$I_0$	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	1	0	0	0	1	1	0	0	0	0	1	0	0	0	1	0	0	0	0	0	1	0	0	0	0	1	0	1	0	0	1	0	0	0	0	0	1	1	0	0	1	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
Inputs								Outputs																																																																																																																																																																																																																					
$I_7$	$I_6$	$I_5$	$I_4$	$I_3$	$I_2$	$I_1$	$I_0$	$A_2$	$A_1$	$A_0$																																																																																																																																																																																																																			
0	0	0	0	0	0	0	1	0	0	0																																																																																																																																																																																																																			
0	0	0	0	0	0	1	0	0	0	1																																																																																																																																																																																																																			
0	0	0	0	0	1	0	0	0	1	0																																																																																																																																																																																																																			
0	0	0	0	1	0	0	0	0	1	1																																																																																																																																																																																																																			
0	0	0	1	0	0	0	0	1	0	0																																																																																																																																																																																																																			
0	0	1	0	0	0	0	0	1	0	1																																																																																																																																																																																																																			
0	1	0	0	0	0	0	0	1	1	0																																																																																																																																																																																																																			
1	0	0	0	0	0	0	0	1	1	1																																																																																																																																																																																																																			
Inputs			Outputs																																																																																																																																																																																																																										
$A_2$	$A_1$	$A_0$	$I_7$	$I_6$	$I_5$	$I_4$	$I_3$	$I_2$	$I_1$	$I_0$																																																																																																																																																																																																																			
0	0	0	0	0	0	0	0	0	0	1																																																																																																																																																																																																																			
0	0	1	0	0	0	0	0	0	1	0																																																																																																																																																																																																																			
0	1	0	0	0	0	0	0	1	0	0																																																																																																																																																																																																																			
0	1	1	0	0	0	0	1	0	0	0																																																																																																																																																																																																																			
1	0	0	0	0	0	1	0	0	0	0																																																																																																																																																																																																																			
1	0	1	0	0	1	0	0	0	0	0																																																																																																																																																																																																																			
1	1	0	0	1	0	0	0	0	0	0																																																																																																																																																																																																																			
1	1	1	1	0	0	0	0	0	0	0																																																																																																																																																																																																																			

**Exercise#3:** Design 3-to-8 decoder using two 2-to-4 decoders with enable line shown in Fig. 3 in **structural style of architecture**. Use inputs and outputs in the form of bus.




Fig. 3: 3-to-8 Decoder