

COA Assignment - 4

Q1 →

The logical address has two levels:

97-bit segment (since $2^7 = 128$ segments) and 15-bit offset within the segment (since each segment has $32 \times 2^{12} = 2^{17}$ words, requiring $\log_2(2^{17}) = 17$ bits, but the question states 32 pages of 4K words, so $\log_2(32) = 5$ bits for the page number and $\log_2(4K) = 12$ bits for the word within the page, totaling $5 + 12 = 17$ bits).

The physical address format depends on the memory management unit and isn't directly derivable from the given information about physical memory blocks.

The logical address is 7 bits (segment) + 17 bits (offset).

Q2 Hardware interrupts are triggered by hardware devices and handled by the OS kernel. Software interrupts (traps) are initiated by software instructions (e.g. system calls, exceptions like division by zero) also handled by the kernel.

Q3

Tag bits: $16 - (\log 9)$
 $(1K/4) + \log 9$

$(14) = 16 - (812) = 1 \text{ bits}$. Index bits: $\log 2$

$(1K/4) = 8 \text{ bits}$. Block offset bits: \log

$(4) = 9 \text{ bits}$. Word offset bits: \log

$(16) = 4 \text{ bits}$

II. Each cache word has 16 bits. They are divided into data bits and a valid bit (1 bit). The data bits serve to store a portion of a memory block.

III. The cache can accommodate 1k words / 4 words block = 256 blocks.

Q4 Semiconductor memory technologies include SRAM (Static RAM), which is fast and used for cache due to its low latency and DRAM (Dynamic RAM) which is denser and cheaper, making it suitable for main memory. Technologies differ in their cell structure, speed, power consumption and cost. Non volatile memories like ROM, PROM, EPROM, EEPROM and flash are used for persistent storage.

Q5 →

FIFO

string	Frame 1	Frame 2	Frame 3	Frame 4	Cache?
1	1				Yes
2	1	2			Yes
3	1	2	3		Yes
4	1	2		4	Yes
1	1	2	3	4	No
5	5	2	3	4	Yes
6	5	6	3	4	Yes
2	5	6	2	4	Yes
1	1	6	2	4	Yes
2	1	6	2	4	No
3	3	6	2	4	Yes
7	3	7	2	4	Yes
6	3	7	6	4	Yes
3	3	7	6	4	No
2	2	7	6	4	Yes
1	2	1	6	4	Yes
2	2	1	6	4	Yes
6	2	1	6	4	Yes

Total FIFO faults = 13

LRU

String	Frame 1	Frame 2	Frame 3	Frame 4	Fault?
1	1				Yes
2	1	2			Yes
3	1	2	3		Yes
4	1	2	3	4	Yes
1	1	2	3	4	No
5	5	2	3	4	Yes
6	5	6	3	4	Yes
2	5	2	3	4	Yes
1	1	2	3	4	Yes
2	1	2	3	4	No
3	1	2	3	4	No
7	7	2	3	4	Yes
6	7	6	3	4	Yes
3	7	6	3	4	No
2	7	6	2	4	Yes
1	1	6	2	4	Yes
2	1	2	6	4	No
6	1	2	6	4	No

LRU faults = 12