
## **EC 413 LAB 8**

Siara Patel, Vanshika Chaddha

## Waveform:



## **Check One: One Ahead**

A one ahead hazard (read after write) occurs when the previous instruction is writing to a register that the current instruction is reading from — it essentially needs a value that a prior instruction has not written yet to the register.

The way we implemented our **Check One** is by first seeing if IDEX\_RegWrite is equal to 1 (if the previous instruction is writing for a register). Then we have 2 separate cases — one for I type and another for R type.

The first check looks at whether IDEX\_Regwrite is high (meaning that the previous instruction is writing to a register) and whether !IDEX\_MemRead (which means it's not a LW). Then we go on to whether the OP = 00 (R type) and IDEX\_Dest != 0 (because a NOP essentially just sets the register to 0). If it is an R type, we compare the IDEX\_Dest value with both IDEX\_RS and IDEX\_RS. If not, then we only compare IDEX\_RT with IDEX\_Dest.

CHECK1 = (IDEX\_RegWrite && !IDEX\_MemRead) && ((Op == 2'b00 && IDEX\_Dest != 0 && ((IFID\_RS == IDEX\_Dest) || (IFID\_RT == IDEX\_Dest))) || (Op != 2'b00 && IDEX\_Dest != 0 && (IFID\_RS == IDEX\_Dest)));

Check Two: Two Ahead

A two ahead hazard occurs when an incoming instruction depends on a register written to from two previous instructions. This is when an incoming instruction relies on an instruction in the memory stage. To implement this check, we check if IDEX\_RegWrite is one and that IDEX\_MemRead is low. This ensures that we aren't performing a LW. We compare the incoming registers IFID\_RS and IFID\_RT to the destination register in the EXMEM stage (two stages ahead). We also check to see if the incoming instruction is R-type or I-type with the same logic implemented for one ahead (check1). The only difference is we use the destination register from the EX/MEM stage.

## **Check Three: Load Hazard**

A load use hazard occurs due to the fact that lw writes into its destination register in the MEM stage. The subsequent instruction may need that register when it enters the EX stage but the register has not updated with the new value. Our Check 3 detects this hazard. It first looks at whether the instruction is a LW (IDEX\_MemRead is high). Then it looks at whether IDEX\_Dest != 0 as a NOP essentially sets a register to 0. It then compares IFID RS with IDEX\_Dest