MCA/D08 Computer Architecture and Parallel Processing MCA -303

Time:	Hours MM:50		
Note:-	Attempt Five questions in all, selecting One question from each unit. UNIT-I		
1(a)	Explain the following terms with respect to linear pipeline:		
	Speedup factor, efficiency, throughput, clock skewing and reservation table. 5		
(b)	What do you mean by computational model? Discuss the evolution concept.	of this 5	
2	What is non-linear pipeline? Explain the following concept associated with linear pipeline with the help of an example: reservation table, forbidden		
	simple cycle, greedy cycle and minimum average latency.	10	
3(a)	What is the latest interpretation of the concept of computer architecture? D	is the latest interpretation of the concept of computer architecture? Discuss.	
(b)	Distinguish between SPMD and SIMD execution model. UNIT-II	5	
4(a)	What is superscalar pipeline? Discuss the data dependencies in superscalar		
(b)	pipeline processing. What do you man by register renoming? Discuss different implementation	5	
(b)	What do you mean by register renaming? Discuss different implementation renaming used in superscalar processing.	5	
5(a)	Draw a schematic diagram of VLIW processor and explain its working. Also		
0 (4)	discuss pros and cons of VLIW.	5	
(b)	Explain the reordering of memory accesses of load/store instructions.	5	
6(a)	What is branch problem? Discuss the basis delayed branching scheme to handle		
` /	this problem. Also discuss the possible extensions of this scheme.	5	
(b)	Explain the global scheduling scheme used in the ILP compilers	5	
	A DAMES AND		
7(a)	UNIT-III	:	
7(a)	What are the performance parameters of cache memories? Discuss the variable performance issues	ious	
(b)	cache performance issues. Discuss the principle of locality of reference and coherence used in memory	J rv	
(0)	hierarchy.	5	
8(a)	What is paging? Distinguish between demand page and swapping schemes	s of	
	paging.	5	
(b)	What are private and shared virtual memory models? What are the pros an of these models?	d cons 5	

9(a)	Discuss the models for virtual address caches. What is the aliasing problem in		
	these models?	5	
(b)	Compare and contrast set associative and sector mapping schemes used in cache		
	memories.	5	
10(a)	What is coherence problem? Discuss hierarchical cache coherence protocol.		
		5	
(h)	Compare and contrast NIIMA and CC-NIIMA models	5	