## MCA/D07 Computer Architecture and Parallel Processing MCA -303

Time: 3 Hours MM:50 Note:- Attempt Five questions in all, selecting One question from each unit. UNIT-I 1 Distinguish between the following concepts: Data-driven and Demand-driven Execution Control. (a) Procedural and Declarative description of problems. (b) Abstract and concrete architectures. (c) (d) Concurrent and Data-Parallel Languages. Vector and SIMD computers 10 (e) 2(a) What are the flow dependency and control dependency? How do they affect pipeline processing? Explain with the help of space-time diagrams. 6 (b) Define the following terms associated with the synchronous pipeline: Clock Cycle, Clock Skewing, Speed up factor and Efficiency. 4 3 Consider the following three stage pipeline reservation table: 4 3 X X (a) What are the forbidden latencies? Draw the state transition diagram. (b) (c) List all the simple cycles and greedy cycles. Determine the optimal constant latency cycle and the minimal average (d) latency. (e) Let the pipeline clock period be 20ns. Determine the throughput of the pipeline. **UNIT-II** What is superscalar pipeline? What are the factors that affect superscalar pipeline 4(a) processing? Explain 5 5 Compare and contrast VLIW and superscalar processor. (b) Explain software pipelining and global code scheduling techniques. Which one is 5(a) better and why?

How can you minimize the loss incurred due to mispredictions in branch

(b)

	processing?	4
6	Distinguish between the following:	
	<ul> <li>(a) Aligned and Non-aligned issue.</li> <li>(b) Precise and Imprecise consistency models.</li> <li>(c) Static and Dynamic branch prediction techniques</li> </ul>	2 3 5
	UNIT - III	3
7(a) (b)	What is locality of reference? Discuss its importance with respect to hierarchy.  What are Write Through (WT) and Copy Back(CB) approaches to design memory? Discuss relative advantages and disadvantages of these approaches	5 gn Cache
en re	Consider a paged virtual memory system with a two level hierarchy. In ght pages numbered from 0 to 7 and three page frames. Initially all page framety. Given the following page trace: 0, 1, 2, 4, 2, 3, 7, 2, 1, 3, 1. conslative performance of FIFO, LRU and OPT page replacement policies for age trace	rames are
(b) th	What are three generations of buses used in multiprocessor systems? eir read and write bandwidths using time space diagrams.	Compare 5
9(a)	Consider the main memory size of 4MB and cache size of 4KB. If block bytes and sector size is 4 blocks then write the address formats for associative and sectored mapping schemes, compute the number of bits for each address field.	or direct,
(b)	How do you classify distributed shared memory MIMD computers? Expone of them in detail.	plain any 5
10(a)	What is cache coherence problem? Discuss snoopy cache coherence prote	ocol.

(b) Discuss 4-way low –ordered interleaved memory with the help of suitable diagram taking memory size 32 words. Also explain C-Access for this memory. 5