# Lab Guide for course on "Do-it Right Universal Verification Methodology (DR-UVM)"

## **Pre-requisite:**

SystemVerilog &OOP knowledge and simulation know how is expected.

## **Tool Used:**


Questa, VCS.

## **How to run Questa/VCS?**

Simplest use model is:

- qverilog -f flist\_uvm (for QUESTA)
- vcsi -f flist\_uvm (for VCS)
- Use Makefiles provided in labs

# **Directory Structure**



## **Overall LAB objectives**


- LAB1: UVM reporting features basic usage.
- LAB2 : Declare SV Interface. Capture transaction model using **uvm\_sequence\_item** base class. Build a Driver BFM using **uvm** *driver*. Simulate.
- LAB3 : Add a generator/sequencer basic usage, more details later in another lab.
- LAB4 : Add *s2p\_agent* and *s2p\_env* to complete a scalable environment.
- LAB5 : Create a simple\_test with *uvm\_test* base class. Fairly directed tests, no fanciness yet.
- LAB6 : Develop a monitor, use *analysis\_port* and add a checker via **uvm\_subscriber** and use the *analysis\_port\_imp*.
- LAB7: Implementation of multiple subscribers using `uvm\_analysis\_imp\_decl macros.
- LAB8: Implementation of multiple subscribers using uvm tlm analysis fifo.
- LAB9 : Usage of set\_config\_int and set\_config\_obj functions.
- LAB9 : Usage of *uvm\_config\_db* for passing interface without vif\_wrapper.
- LAB10: Develop UVM Sequences and concept of *sequence\_library*.
- LAB11: Develop virtual Sequences and virtual Sequencers.
- LAB12: Factory usage with set\_type\_override\* functions.
- LAB13: UVM reporting features Advanced usage.
- LAB14: Customizing uvm message format by extending *uvm report server*.

#### **General Instructions**

- Run all labs inside *run\_dir* Use *gmake* and *flist* to run your tb
- All lab code shall be written inside *tbd & tests* directory. The other directories (*tb\_src*, *dut\_src*) are provided to supplement the simulations. You are not expected to fully understand them especially in early labs. At the end of 8<sup>th</sup> lab, it is expected that you understand all those files having coded most of them yourself.
- In all files under *tdb & tests* dir, look for **CVC\_UVM\_TBD** and complete your labs

# **DUT Description**

Serial to Parallel Converter (S2P)



- Port
  - **☀** Input clk, rst\_n, ser\_sop, ser\_eop, ser\_data, pkt\_abort
  - Output par\_data, par\_data\_valid
- Parameters
  - **♦** PAR\_DWIDTH
  - ₱ PLD\_WIDTH
  - \* RST\_WIDTH
  - **☀** DBG\_DWIDTH
- Operations
  - Reset
    - Different number of cycles
  - \* Serial Packet transmission
    - fixed length (= 8 bits)
    - Single packet
    - Multiple packets
  - **★** ERROR packet & Good packet

## **Objective**

• use *uvm\_report\_info* for displaying messages

## **Steps**

FILE: lab1/tb\_src/top.sv

• Inside the testcase use UVM messaging service

```
`uvm_info("CVC_UVM_TRNG",$psprintf("%s Start of Test" ,
`CVC_PREFIX),UVM_LOW);
```

• Try different options (Hint: use *vsim* +*UVM\_VERBOSITY=HIGH*).

• BONUS: Use +define+ UVM\_REPORT\_DISABLE\_FILE\_LINE to avoid file/line printing (coming from `uvm\_info macros via `\_\_FILE\_\_, `\_\_LINE\_\_ macros)

## **Objective**

- Declare SV Interface.
- Capture transaction model using *uvm\_sequence\_item* base class.
- Build a Driver BFM using *uvm\_driver*.
- Simulate.

## **Steps**

File: tbd/s2p\_if.sv

• Fill in SV Interface file

File: tbd/s2p\_xactn.sv

• Define s2p\_xactn model, extend from *uvm\_sequence\_item* Add `uvm\_field\* macros

```
class s2p_xactn extends uvm_sequence_item;

rand logic err_pkt;

// .. more of them, already done for you

`uvm_object_utils_begin(s2p_xactn)

`uvm_field_int(err_pkt , UVM_ALL_ON)

`uvm_field_int(no_of_rst, UVM_ALL_ON)

`uvm_field_int(pkt_len , UVM_ALL_ON)

`uvm_field_int(pkt_pld, UVM_ALL_ON)

`uvm_field_int(ipg, UVM_ALL_ON)

`uvm_field_enum ( s2p_pkt, kind, UVM_ALL_ON )

`uvm_object_utils_end
```

#### **BONUS:**

May want to try

```
`uvm_field_int(pkt_len, UVM_ALL_ON | UVM_DEC)
`uvm_field_int(ipg, UVM_ALL_ON | UVM_NOPRINT)
```

**File:** tbd/s2p\_driver.sv

- Define s2p\_driver model, extend from *uvm\_driver*
- Add `uvm\_component\_utils\* macros

```
class s2p_driver extends uvm_driver #(s2p_xactn);
 virtual s2p_if.ser_drv_mp vif;
  `uvm_component_utils_begin(s2p_driver)
  `uvm_field_object(item, UVM_ALL_ON)
  `uvm_component_utils_end
Endclass:s2p_driver
task s2p_driver::main_phase(uvm_phase phase);
  forever
    begin
      seq_item_port.get_next_item(item);
      phase.raise_objection(this);
      get_and_drive();
      seq_item_port.item_done();
      phase.drop_objection(this);
    end
endtask : main_phase
task get_and_drive();
   begin
      send_to_dut(item);
    end
endtask : get_and_drive
```

- Review *reset\_phase*, *send\_ser\_pkt*, *main\_phase*() etc. as they are already implemented in tbd/s2p\_drvier.sv
- Run the lab with run\_dir/Makefile
- BONUS: Make the tasks as "externs"

## **Objective**

• LAB3 – Add a generator/sequencer – basic usage, more details later in another lab

## **Steps**

File: lab3/tbd/s2p\_sequencer.sv

- Derive it from uvm\_sequencer
- Use the uvm\_component\_utils macro

```
class s2p_sequencer extends uvm_sequencer #(s2p_xactn);
   `uvm_component_utils(s2p_sequencer)

function new(string name,uvm_component parent);
   super.new(name,parent);
   endfunction : new
endclass : s2p_sequencer
```

- Run the code using run\_dir/Makefile
- There is lot of code that goes around this sequencer to make the test running. If interested, look at tb\_src/s2p\_agent.sv, s2p\_env.sv etc. And tests/rand\_test.sv file. You will learn each one of them in next labs, so hold on if you don't follow the whole thing just yet!

# **Objective**

• LAB4 – Add s2p\_agent and s2p\_env to complete a scalable environment

## **Steps**

File: lab4/tbd/s2p\_agent.sv

- Use base class s2p\_agent
- Instantiate driver, sequencer
- Declare an enum to control ACTIVE/PASSIVE
- Use macros.

```
class s2p_agent extends uvm_agent;

uvm_active_passive_enum is_active;

s2p_sequencer sequencer;

s2p_driver driver;

`uvm_component_utils_begin(s2p_agent)

  `uvm_field_enum(uvm_active_passive_enum, is_active,
UVM_ALL_ON)

`uvm_component_utils_end
```

**File:** lab4/tbd/s2p\_agent.sv

- Fill build\_phase() with control of is\_active field
- Remember in UVM all components are built/constructed via *type\_id::create()* and not via *new()*. More on that during factory section

```
virtual function void build_phase (uvm_phase phase);
super.build_phase(phase);
if (!get_config_int("is_active",is_active_int_val))
begin : def_val_for_is_active
this.is_active = uvm_active_passive_enum'(
                   is_active_int_val);
`uvm_warning(get_name,$sformatf("No override for
   is_active: Using default is_active as:%s" ,
   this.is_active.name));
end : def_val_for_is_active
this.is_active =
  uvm_active_passive_enum'(is_active_int_val);
`uvm_info(get_name(), $sformatf("is_active is set to
   %s",this.is_active.name),UVM_MEDIUM);
monitor=s2p_monitor::type_id::create("monitor",this);
if (is_active == UVM_ACTIVE)
begin
driver=s2p_driver::type_id::create("driver",this);
sequencer=s2p_sequencer::type_id::create("sequencer",this);
end
endfunction : build_phase
```

#### File: lab4/tbd/s2p\_agent.sv

- Now that we have sequencer and driver, let's connect them.
- Sequencer == producer of transactions, sends it via *seq\_item\_export*

- Driver == consumer of transactions. Receives via *seq\_item\_port* (Pre-declared in *uvm\_driver*).
- Driver's virtual interface needs to be "assigned"

```
virtual function void connect_phase (uvm_phase phase);
  if (is_active == UVM_ACTIVE)
  begin
    driver.seq_item_port.connect(sequencer.seq_item_export);
    monitor.vif = this.s2p_if_0;
    // CVC_UVM_TBD Review port connection
    this.driver.vif = this.s2p_if_0;
  end
endfunction : connect_phase
```

#### File: lab4/tbd/s2p\_env.sv

```
class s2p_env extends uvm_env;
s2p_agent agent0;
`uvm_component_utils(s2p_env)
function new(string name, uvm_component parent);
super.new(name,parent);
endfunction : new
virtual function void build_phase();
super.build_phase();

// CVC_UVM_TBD Construct the agent object using factory
pattern agent0=s2p_agent::type_id::create("agent0",this);

// CVC_UVM_TBD useset_ config_int to configure agent0
set_config_int("*","is_active",UVM_ACTIVE);
endfunction : build_phase
endclass : s2p_env
```

#### File: lab4/tbd/top.sv

- Need to connect agent's virtual interface to PHYSICAL interface. It is done a wrapper object as there is no "set\_config\_interface" function
- Review tb\_src/vif\_wrapper.sv file for the wrapper class
- In file tbd/top.sv the vif\_wrapper is already instantiated and constructed
- Use set\_config\_object to configure the agent's vif\_wrapper object

```
module top();
initial
begin

vif_c = new(s2p_if_0);

//CVC_UVM_TBD use set_config_object to set
"uvm_test_top.env_0.agent0"

//s2p_if_wrapper_0 object - this hooks up vir-if to PHY if
set_config_object("uvm_test_top.env_0.agent0",
"s2p_if_wrapper_0", vif_c, 0);
end
endmodule : top
```

## **Objective**

• LAB5 – Create a simple\_test with uvm\_test base class. Fairly directed tests, no fanciness yet.

### **Steps**

**File:** <u>lab5/tbd/simple\_test.sv</u>

- UVM provides a base class uvm\_test
- Derive a simple\_test from this class & Add UVM macro

```
class simple_test extends s2p_base_test;
`uvm_component_utils(simple_test)
```

- UVM test also has the main\_phase() task built-in, use that to add a procedural test case
- Use built-in task *uvm\_top.print\_topology* to see structure of the env built so far
- Do a simple reset, few pkts sending.

```
task simple_test::main_phase();
    uvm_top.print_topology();
    // Do reset
    env_0.agent0.driver.reset_dut(10);
    x0 = new();
    void'(x0.randomize());
    env_0.agent0.driver.send_to_dut(x0);
    #100;
    void'(x0.randomize());
    env_0.agent0.driver.send_to_dut(x0);
    #100;
    void'(x0.randomize());
    env_0.agent0.driver.send_to_dut(x0);
    #100;
    vum_info(get_name, "End of simulation", UVM_MEDIUM)
    endtask : main_phase
```

## **Objective**

- Develop a Monitor and use *analysis\_port*
- Add a checker via *uvm\_subscriber* and use the *analysis\_port\_imp*
- Review the *check\_it* function provided for this design.

## **Steps**

#### File: <u>lab6/tbd/s2p\_monitor.sv</u>

- UVM provides a base class uvm\_monitor
- Derive a s2p\_monitor from this class
- Add virtual interface
- Add cur\_xactn handle to collect transactions
- Add analysis port named m\_aport

```
// CVC_UVM_TBD declare a class s2p_monitor derived from
uvm_monitor

class s2p_monitor extends uvm_monitor;
    string m_name;

    // CVC_UVM_TBD declare virtual -modport
    virtual s2p_if.par_if_mp vif;

    // CVC_UVM_TBD instantiate s2p_xactn as cur_xactn
    s2p_xactn cur_xactn;

    //TLM port for scoreboard communication

    // (implement scoreboard write method if needed)

// CVC_UVM_TBD instantiate uvm_analysis_port as m_aport
    uvm_analysis_port #(s2p_xactn) m_aport;
```

• // CVC\_UVM\_TBD Review collect\_data method

#### **File:** lab6/tbd/s2p\_checker.sv

- UVM provides a base class *uvm\_subscriber*
- Declare a class s2p\_checker derived from uvm\_subscriber
- Implement scoreboard write method
- Instantiate uvm\_analysis\_imp as m\_aport with parameter is s2p\_xactn and s2p\_checker

```
// CVC_UVM_TBD declare a class s2p_checker derived from
uvm_subscriber

class s2p_checker extends uvm_subscriber #(s2p_xactn);

string m_name;

s2p_xactn m_xactn;

// implement scoreboard write method

// CVC_UVM_TBD instantiate uvm_analysis_imp as m_aport
with parameter is s2p_xactn and s2p_checker

uvm_analysis_imp #(s2p_xactn, s2p_checker) m_aport;
```

#### **File:** <u>lab6/tbd/s2p\_checker.sv</u>

- Implement write method to perform checking
- Use this.check\_it routine

# **Objective**

• Implementation of multiple subscribers using `uvm\_analysis\_imp\_decl macros.

#### **Steps**

Use lab7\_checker\_ex\_with\_2\_analysis\_imp.
 In s2p\_checker.sv

```
`uvm_analysis_imp_decl(_1)
  `uvm_analysis_imp_decl(_2)
class s2p_checker extends uvm_scoreboard;
  s2p_xactn m_ser_xactn;
  s2p_xactn m_par_xactn;
 `uvm_component_utils_begin(s2p_checker)
    `uvm_field_object(m_ser_xactn, UVM_ALL_ON)
    `uvm_field_object(m_par_xactn, UVM_ALL_ON)
  `uvm_component_utils_end
  uvm_analysis_imp_1 #(s2p_xactn, s2p_checker) m_aport_1;
  uvm_analysis_imp_2 #(s2p_xactn, s2p_checker) m_aport_2;
  bit received_ser_mon_data, received_par_mon_data;
  static int m_x_count = 1;
function new(string name, uvm_component parent);
  super.new(name,parent);
  m_ser_xactn = new();
  m_par_xactn = new();
  m_aport_1 = new("m_aport_1", this);
  m_aport_2 = new("m_aport_2", this);
endfunction
```

```
function void s2p_checker::write_1(s2p_xactn t);
    this.m_ser_xactn = t;
    m_ser_xactn.print();
    received_ser_mon_data = 1;
endfunction : write_1

function void s2p_checker::write_2(s2p_xactn t);
    this.m_par_xactn = t;
    m_par_xactn.print();
    received_par_mon_data = 1;
    if (received_par_mon_data && received_ser_mon_data)
        this.check_it();
    endfunction : write_2
```

In s2p\_agent.sv

```
function void s2p_agent::connect_phase(uvm_phase phase);
  if (is_active == UVM_ACTIVE)
  begin
    this.driver.seq_item_port.connect(sequencer.
seq_item_export);
    this.driver.vif = this.s2p_if_0;
  end
this.ser_monitor.m_ser_aport.connect(this.m_checker.m_aport_1);
this.par_monitor.m_par_aport.connect(this.m_checker.m_aport_2);
endfunction : connect_phase
```

# **Objective**

• Implementation of multiple subscribers using *uvm\_tlm\_analysis\_fifo\_* 

#### **Steps**

Use lab8\_checker\_ex\_with\_analysis\_fifo
 In s2p\_checker.sv

```
class s2p_checker extends uvm_scoreboard;
      s2p_xactn m_ser_xactn;
      s2p_xactn m_par_xactn;
      `uvm_component_utils_begin(s2p_checker)
      `uvm_field_object(m_ser_xactn, UVM_ALL_ON)
      `uvm_field_object(m_par_xactn, UVM_ALL_ON)
    `uvm_component_utils_end
    uvm_tlm_analysis_fifo #(s2p_xactn) m_aport_1;
    uvm_tlm_analysis_fifo #(s2p_xactn) m_aport_2;
function new(string name, uvm_component parent);
  super.new(name,parent);
 m_ser_xactn = new();
 m_par_xactn = new();
 m_aport_1 = new("m_aport_1", this);
 m_aport_2 = new("m_aport_2", this);
endfunction : new
extern virtual task main_phase(uvm_phase phase);
endclass : s2p_checker
```

#### In s2p\_checker.sv

#### In s2p\_agent.sv

```
function void s2p_agent::connect_phase(uvm_phase phase);
------
this.ser_monitor.m_ser_aport.connect(this.m_checker.m_apor
t_1.analysis_export);
this.par_monitor.m_par_aport.connect(this.m_checker.m_apor
t_2.analysis_export);
endfunction : connect_phase
```

## **Objective**

- Understand configuration mechanisms in UVM
- Use set\_config\_int, get\_config\_int
- Use set\_config\_object for interface passing

## **Steps**

File: lab9\_set\_cfg\_int/src/set\_cfg\_int.sv

- Look for CVC\_UVM\_TBD and add at relevant place a call to get\_config\_int
- In this example, a field to control functional coverage is shown. In s2p\_agent class, we use get\_config\_int

```
function void s2p_agent::connect_phase(uvm_phase phase);
  bit tmp;

  // CVC_UVM_TBD use get_config_int to retrieve value for field coverage

  tmp = get_config_int(.field_name("coverage"),
```

• At test level we can use **set\_config\_int** to enable/disable coverage

In Lab9 we also have an example for using **set\_config\_object** to demonstrate usage of **vif\_wrapper** to pass virtual interface across testbench components.

## **Steps**

**File:** lab9\_set\_cfg\_obj/src/vif\_wrapper.sv

• Review this file to understand the simple idea behind wrapping a virtual interface inside a class (derived from *uvm\_object*)

File: lab9set\_cfg\_obj/tbd/set\_config\_obj.sv

- At Driver level a virtual interface is used
- At the env level, the driver is built, connected and at that point it requires a virtual interface. Use *get\_config\_object* to retrieve a virtual\_interface from config-table.

• At top level a physical interface is instantiated inside a *module* 

At the env level, the driver is built, connected – and at that point it requires a virtual interface. Use **get\_config\_object** 

```
module top;
simple_if p_if(.*); // physical interface
vif_wrapper vif_wrap_0;  // interface class
env e;
 initial begin
  vif_wrap_0 = new;
  vif_wrap_0.set_vif(p_if);
   e = new("env");
   // CVC_UVM_TBD
   // Use set_config_object for VIF wrapper
   set_config_object(.inst_name("*"),
                     .field_name("vif_wrapper_0"),
                     .value(vif_wrap_0),
                     .clone(0));
   run_test();
 end
endmodule : top
```

# **Objective**

• Usage of *uvm\_config\_db* for passing interface without vif\_wrapper.

#### **Steps**

• Use lab9\_uvm\_config\_db.

In uvm\_config\_db.sv

```
module top;
initial begin
  e = new("env");
  // CVC_UVM_TBD
   // Use uvm_config_db set() for VIF
  uvm_config_db #(virtual simple_if)::set(.cntxt(null),
.value(p_if));
  run_test();
 end
endmodule : top
function void env::build_phase(uvm_phase phase);
 uvm_object dummy;
 bit get_cfg_success;
  this.drvr_inst = driver::type_id::create("driver_inst",
this);
  get_cfg_success = uvm_config_db #(virtual
simple_if)::get(.cntxt(this),.inst_name(""),
.field_name("vif"),.value(vif));
endfunction:build_phase
```

# **Objective**

Develop UVM Sequences and concept of sequence\_library

#### **Steps**

- Add 2 sequences in tests directory
  - 1. File: tests/s2p\_seq\_with\_rst.sv

```
// CVC_UVM_TBD

// Implement body() with few `uvm_do calls

task s2p_seq1::body();
  `uvm_info(get_name(), $sformatf(":Sequence Running
...\n"),UVM_MEDIUM)
  `uvm_do_with(req, {this.kind == SEND_PKT;} ) //this line sends the transaction
  `uvm_do_with(req, {this.kind == SEND_PKT;} ) //this line sends the transaction
  `uvm_do_with(req, {this.kind == SEND_PKT;} ) //this line sends the transaction
  `uvm_do_with(req, {this.kind == SEND_PKT;} ) //this line sends the transaction
  `uvm_info(get_name(),$sformatf(":Sequence Is Complete ...\n"),UVM_LOW)
  endtask : body
```

- Add another sequences in tests directory
  - 1. s2p\_more\_sequences.sv
- Create a Sequence Library and include all these sequences tests/s2p\_seq\_lib.sv

• Add tests to call these sequences in your order of choice/requirement (as per test intent)

```
Files:

tests/rand_test.sv

tests/more_seq_test.sv
```

```
class rand_test extends s2p_base_test;
   `uvm_component_utils(rand_test)

   // CVC_UVM_TBD instantiate seq of choice (as developed in prev files)
   s2p_seq1 s2p_seq01;

//..

task rand_test::main_phase(uvm_phase phase);
   phase.raise_objection(this);

   // CVC_UVM_TBD

// Create sequence object via factory
   s2p_seq01 = s2p_seq1::type_id::create("s2p_seq");

   // CVC_UVM_TBD

// Start the sequence in sequencer
   s2p_seq01.start(env_0.agent0.sequencer);
```

- Add these tests to top.sv for compilation (can also use a tests\_inc.svh if you wish)
- Finally use +UVM\_TESTNAME=test\_name to select via Makefile

# **Objective**

- Virtual sequencer, sequences
- Will use AHB & OCP interfaces
- Demo code, not full VIP
- Each have their own UVC, agent, seqr, sequence etc.
- Will focus on creating a vir-seq and vir-sqr across these 2 interfaces

#### **Steps**

- Under lab11\_vseq/ahb\_vip, review the code quickly
- Under lab11\_vseq/ocp\_vip, review the code quickly
- File: *ahb\_ocp\_vir\_sequencer.sv* add ahb & ocp sub-sequencers

```
class ahb_ocp_vir_sequencer extends uvm_sequencer
#(ahb_ocp_vir_seq);

`uvm_component_utils(ahb_ocp_vir_sequencer)

// CVC_UVM_TBD

// Add a handle for ahb_sequencer ahb_sqr_0;

ahb_sequencer ahb_sqr_0;

// CVC_UVM_TBD

// Add a handle for ocp_sequencer ocp_sqr_0;

ocp_sequencer ocp_sqr_0;
```

• File: *ahb\_ocp\_vir\_sqr\_env\_top.sv* add ahb & ocp sub-sequencers

```
class ahb_ocp_vir_sequencer extends uvm_sequencer
#(ahb_ocp_vir_seq);
   `uvm_component_utils(ahb_ocp_vir_sequencer)
   // CVC_UVM_TBD

   // Add a handle for ahb_sequencer ahb_sqr_0;
   ahb_sequencer ahb_sqr_0;

   // CVC_UVM_TBD

   // Add a handle for ocp_sequencer ocp_sqr_0;
   ocp_sequencer ocp_sqr_0;
```

# **Objective**

- Factory usage with set\_type\_override\* functions
- Add a test to constrain the payload pattern

```
File: tests/factory_test.sv
```

• In the build(), use:

- Create tests/all\_tests.svh, include all tests (This step is DONE for you)
- Add the all\_tests.svh to top.sv for compilation
- Finally use +UVM\_TESTNAME=test\_name to select via Makefile
- Review Makefile targets: ftest

#### In tests/factory\_test.sv

```
class s2p_xactn_with_pld_pattern extends s2p_xactn;
  constraint cst_pld_aa { this.pkt_pld inside { 'haa, 'hbb,
  'hcc, 'hdd, 'hee, 'hff};}

//Use the macro in a class to implement factory
registration along with other

//utilities (create, get_type_name).
  `uvm_object_utils(s2p_xactn_with_pld_pattern)
endclass : s2p_xactn_with_pld_pattern
```

```
class factory_test extends s2p_base_test;
`uvm_component_utils(factory_test)
  s2p_xactn x0;
function new(string name, uvm_component parent);
   super.new(name,parent);
endfunction : new
virtual function void build_phase(uvm_phase phase);
  super.build_phase(phase);
       `uvm_info("FACTORY","Overriding s2p_xactn with
pattern testcase",UVM_LOW)
  factory.set_type_override_by_type(s2p_xactn::get_type(),
s2p_xactn_with_pld_pattern::get_type());
//set_config_string("env_0.agent0.sequencer","default_sequ
ence", "s2p_seq1");
uvm_config_db#(uvm_object_wrapper)::set(this,"env_0.agent0
.sequencer.main_phase", "default_sequence", s2p_seq1::type_i
d::get());
endfunction : build_phase
task main_phase(uvm_phase phase);
    phase.raise_objection(this);
    #1500;
    `uvm_info("FACTORY","User activated end of
simulation",UVM_LOW)
    phase.drop_objection(this);
endtask : main_phase
endclass : factory_test
```

# **Objective**

• UVM reporting features - Advanced usage

#### **Steps**

- Use lab13\_advanced\_reporting.
- Send all messages from s2p\_driver to LOG file

In s2p\_driver.sv

#### Lah 14

# **Objective**

• Customizing uvm message format by extending *uvm\_report\_server\_* 

#### **Steps**

• Use lab14\_msg\_formater

In cvc\_msg\_formatter.sv

```
class cvc_msg_formatter extends uvm_report_server;
  virtual function string compose_message( uvm_severity
  severity, string name, string id, string message, string
  filename, int line );
  uvm_severity_type severity_type =
  uvm_severity_type'(severity);
  return $psprintf("%0t | %0s | [%0s] | %0s",$time,
  severity_type.name(), id, message );
  endfunction: compose_message
  endclass : cvc_msg_formatter
```

#### In s2p\_env.sv

```
function void s2p_env::start_of_simulation_phase(uvm_phase
phase);

  cvc_msg_formatter my_server = new();

  uvm_report_server::set_server(my_server);

endfunction: start_of_simulation_phase
```