
Biểu Đồ Định Thời Chu Kỳ Sóng Lệnh MAC Đường Ống 2 Tầng (Cycle-Accurate Pipeline Waveform)
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
clk
w_addr
Addr_0
Addr_1
Addr_2
Addr_3
Addr_4
Addr_5
Addr_6
Addr_7
Addr_8
Addr_9
weights_i
Idle
W_0
W_1
W_2
W_3
W_4
W_5
W_6
W_7
W_8
act_i
Idle
A_0
A_1
A_2
A_3
A_4
A_5
A_6
A_7
A_8
Stage 1 (prod_q)
Rst
Rst
P_0
P_1
P_2
P_3
P_4
P_5
P_6
P_7
Stage 2 (acc_o)
Bias_0
Bias_0
+ P0
+ P1
+ P2
Acc_3
Acc_4
Acc_5
Acc_6
Acc_7
clr_i (Load Bias)
valid_i = 1 (Continuous Zero-Bubble Streaming MAC)
valid_i / clr_i